CY62128EV30 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY62128EV30

1 Mbit (128K x 8) Static RAM

Cypress Semiconductor 

CY62128EV30 MoBL®

Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 (CE1 or CE2 controlled) [10, 14, 18, 19]

ADDRESS

CE

WE

DATA I/O

tWC

tSCE

tSA

tAW

tHA

tPWE

tSD

tHD

DATA VALID

ADDRESS

CE

Figure 10. Write Cycle No. 3 (WE controlled, OE LOW) [10, 19]

tWC

tSCE

tSA

WE

DATA I/O

NOTE 20

tHZWE

tAW

tPWE

tSD

DATA VALID

tHA

tHD

tLZWE

Table 2. Truth Table for CY62128EV30

CE1 CE2 WE

H

X

X

X

L

X

L

H

H

L

H

H

L

H

L

OE

Inputs/Outputs

X High Z

X High Z

L Data Out

H High Z

X Data in

Mode

Deselect/Power Down

Deselect/Power Down

Read

Output Disabled

Write

Power

Standby (ISB)

Standby (ISB)

Active (ICC)

Active (ICC)

Active (ICC)

Document #: 38-05579 Rev. *E

Page 7 of 12

[+] Feedback

Share Link: