HI-5701 Просмотр технического описания (PDF) - Renesas Electronics
Номер в каталоге
Компоненты Описание
производитель
HI-5701 Datasheet PDF : 12 Pages
| |||
HI-5701
TABLE 4. OUTPUT CODE TABLE (Continued)
CODE
DESCRIPTION
INPUT VOLTAGE†
VREF+ = 4V
VREF- = 0V
(V)
DECIMAL
COUNT
BINARY OUTPUT CODE
MSB
OVF
D5
D4
D3
D2
D1
1/4 FS
0.9688
16
0
0
1
0
0
0
1 LSB
0.0313
1
0
0
0
0
0
0
Zero
0
0
0
0
0
0
0
0
† The voltages listed above represent the ideal transition of each output code shown as a function of the reference voltage.
LSB
D0
0
1
0
Glossary of Terms
Aperture Delay - is The time delay between the external
sample command (the rising edge of the clock) and the time
at which the signal is actually sampled. This delay is due to
internal clock path propagation delays.
Aperture Jitter, tAJ - This is the RMS variation in the
aperture delay due to variation of internal 1 and 2 clock
path delays and variation between the individual comparator
switching times.
Differential Linearity Error, DNL - The differential linearity
error is the difference in LSBs between the spacing of the
measured midpoint of adjacent codes and the spacing of
ideal midpoints of adjacent codes. The ideal spacing of each
midpoint is 1 LSB. The range of values possible is from
-1 LSB (which implies a missing code) to greater than
+1 LSB.
Full Power Input Bandwidth - Full power bandwidth is the
frequency at which the amplitude of the fundamental of the
digital output word has decreased 3dB below the amplitude
of an input sine wave. The input sine wave has a peak-to-
peak amplitude equal to the reference voltage. The
bandwidth given is measured at the specified sampling
frequency.
Full Scale Error, FSE - is The difference between the actual
input voltage of the 63 to 64 code transition and the ideal
value of VREF+ - 1.5 LSB. This error is expressed in LSBs.
Integral Linearity Error, INL - The integral linearity error is
the difference in LSBs between the measured code centers
and the ideal code centers. The ideal code centers are
calculated using a best fit line through the converter’s
transfer function.
LSB - Least Significant Bit = (VREF + - VREF -)/64. All
HI-5701 specifications are given for a 62.5mV LSB size
VREF+ = 4V, VREF- = 0V.
Offset Error, VOS - Offset error is the difference between
the actual input voltage of the 0 to 1 code transition and the
ideal value of VREF- + 0.5 LSB. VOS error is expressed in
LSBs.
Power Supply Rejection Ratio, PSRR - Is expressed in
LSBs and is the maximum shift in code transition points due to
a power supply voltage shift. This is measured at the 0 to 1
code transition point and the 62 to 63 code transition point with
a power supply voltage shift from the nominal value of 5.0V.
Signal to Noise Ratio, SNR - SNR is the ratio in dB of the
RMS signal to RMS noise at specified input and sampling
frequencies.
Signal to Noise and Distortion Ratio, SINAD - Is the ratio
in dB of the RMS signal to the RMS sum of the noise and
harmonic distortion at specified input and sampling
frequencies.
Total Harmonic Distortion, THD - Is the ratio in dBc of the
RMS sum of the first five harmonic components to the RMS
signal for a specified input and sampling frequency
© Copyright Intersil Americas LLC 2003-2005. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN2937 Rev 1.00
September 9, 2005
Page 11 of 12
Share Link: 