MAC7101MPV50 Просмотр технического описания (PDF) - Freescale Semiconductor

Номер в каталоге

Компоненты Описание

производитель

MAC7101MPV50

Microcontroller Family Hardware Specifications

Freescale Semiconductor 

Electrical Characteristics

3.9.1 Read and Write Bus Cycles

Table 25 lists processor bus output timings. Read/write bus timings listed in Table 25 are shown in

Figure 7 and Figure 8.

Table 25. External Bus Output Timing Specifications 1

Num C

Rating

Symbol

Min

Max

Unit

Control Outputs

M6a P CLKOUT high 2 to chip selects (CS[2:0]) valid

tCHCV

—

0.5tCYC + 10 ns

M6b P CLKOUT high 2 to byte selects (BS[1:0]) valid

tCHBV

—

0.5tCYC + 10 ns

M6c P CLKOUT high 2 to output select (OE) valid

tCHOV

—

0.5tCYC + 10 ns

M6d P CLKOUT high 2 to address strobe (AS) valid

tCHASV

—

0.5tCYC + 10 ns

M7a P CLKOUT high 2 to control output (BS[1:0], OE) invalid tCHCOI 0.5tCYC + 2

—

ns

M7b P CLKOUT high 2 to chip selects (CS[2:0]) invalid

tCHCI 0.5tCYC + 2

—

ns

M7c P CLKOUT high 2 to address strobe (AS) invalid

tCHASI 0.5tCYC + 2

—

ns

Address and Attribute Outputs

M8 P CLKOUT high to address (ADDR[21:0]) and control

tCHAV

—

(R/W) valid

M9 P CLKOUT high to address (ADDR[21:0]) and control

tCHAI

2

(R/W) invalid

10

ns

—

ns

Data Outputs

M10 P CLKOUT high to data output (DATA[15:0]) valid

tCHDOV

—

13

ns

M11 P CLKOUT high to data output (DATA[15:0]) invalid

tCHDOI

2

—

ns

M12 D CLKOUT high to data output (DATA[15:0]) high impedance tCHDOZ

—

9

ns

NOTES:

1. Assumes CLKOUT, CSn, BSn, OE, AS, ADDR[21:0] and DATA[15:0] are configured for full drive strength (via the PIM).

2. The CSn, BSn, OE and AS signals are synchronous to the falling edge of CLKOUT. Therefore, changes on these

signals are triggered by the falling edge of CLKOUT, even though they are specified in relation to the rising edge.

MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2

Freescale Semiconductor

Preliminary

21

Share Link: