Nexperia
74ALVC16245; 74ALVCH16245
16-bit transceiver with direction pin; 3-state
VI 90 %
tW
negative
pulse
VM
10 %
0V
tf
VI
positive
pulse
tr
90 %
VM
10 %
0V
tW
VI
G
VCC
VO
DUT
RT
VM
tr
tf
VM
VEXT
RL
CL
RL
Test data is given in Table 9.
Definitions test circuit:
RL = Load resistance.
CL = Load capacitance includes jig and probe capacitance.
RT = Termination resistance should be equal to Zo of pulse generator.
VEXT = Test voltage for switching times.
Figure 8. Test circuit for measuring switching times
Table 9. Test data
Supply voltage
VCC
< 2.7 V
2.7 V to 3.6 V
Input
VI
VCC
2.7 V
tr, tf
≤2.0 ns
≤2.5 ns
Load
CL
30 pF
50 pF
RL
500 Ω
500 Ω
001aae331
VEXT
tPLH, tPHL
open
open
tPHZ, tPZH
GND
GND
tPLZ, tPZL
2 × VCC
2 × VCC
74ALVC_ALVCH16245
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 21 November 2017
© Nexperia B.V. 2017. All rights reserved.
10 / 16