Nexperia
74HC160
Presettable synchronous BCD decade counter; asynchronous reset
VI 90 %
tW
negative
pulse
VM
10 %
0V
tf
VI
positive
pulse
tr
90 %
VM
10 %
0V
tW
VM
tr
tf
VM
VI
G
VCC
VO
DUT
RT
VCC
RL S1
CL
open
001aad983
Test data is given in Table 9.
Test circuit definitions:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator
CL = Load capacitance including jig and probe capacitance
RL = Load resistance.
S1 = Test selection switch
Fig. 13. Test circuit for measuring switching times
Table 9. Test data
Input
VI
tr, tf
VCC
6 ns
Load
CL
15 pF, 50 pF
RL
1 kΩ
S1 position
tPHL, tPLH
open
74HC160
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 27 March 2019
© Nexperia B.V. 2019. All rights reserved
11 / 15