IDT70V05L(1996) Просмотр технического описания (PDF) - Integrated Device Technology
Номер в каталоге
Компоненты Описание
производитель
IDT70V05L Datasheet PDF : 17 Pages
| |||
IDT70V05S/L
HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
COMMERCIAL TEMPERATURE RANGE
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(1)
IDT70V05X25
IDT70V05X35
Symbol
Parameter
INTERRUPT TIMING
tAS
Address Set-up Time
tWR
Write Recovery Time
tINS
Interrupt Set Time
tINR
Interrupt Reset Time
NOTE:
1. "X" in part numbers indicates power rating (S or L).
WAVEFORM OF INTERRUPT TIMING(1)
Min.
0
0
—
—
Max.
—
—
25
30
tWC
Min.
0
0
—
—
ADDR"A"
tAS (3)
INTERRUPT SET ADDRESS (2)
tWR (4)
CE"A"
Max.
—
—
30
35
IDT70V05X55
Min
Max. Unit
0
—
ns
0
—
ns
—
40
ns
—
45
ns
2941 tbl 14
W R/ "A"
INT"B"
ADDR"B"
CE"B"
tINS (3)
tAS (3)
tRC
INTERRUPT CLEAR ADDRESS (2)
2941 drw 17
OE"B"
INT"B"
tINR (3)
NOTES:
1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”.
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.
TRUTH TABLE III — INTERRUPT FLAG(1)
R/WL
L
X
X
X
Left Port
CEL OEL A0L-A12L INTL
L
X 1FFF X
X
X
X
X
X
X
X
L(3)
L
L
1FFE H(2)
R/WR
X
X
L
X
Right Port
CER OER A0R-A12R INTR
X
X
X
L(2)
L
L
1FFF H(3)
L
X 1FFE X
X
X
X
X
Function
Set Right INTR Flag
Reset Right INTR Flag
Set Left INTL Flag
Reset Left INTL Flag
NOTES:
1. Assumes BUSYL = BUSYR = VIH.
2. If BUSYL = VIL, then no change.
3. If BUSYR = VIL, then no change.
6.35
2941 drw 18
2941 tbl 15
12
Share Link: 