Philips Semiconductors Linear Products
12-Bit multiplying D/A converter
Product specification
AM6012
CMOS, HTL
V+
ECL
20kΩ
“A”
2N3904
20kΩ
2N3904
3kΩ
R
TO PIN 13
VLC
400µA
13kΩ
“A”
2N3904
39kΩ
2N3904
3kΩ
TO PIN 13
VLC
6.2kΩ
–5.2V
NOTE:
1. Set the voltage ‘A’ to the desired logic input switching threshold.
2. Allowable range of logic threshold is typically –5V to +13.5V when operating the DAC on ±15V supplies.
Figure 3. Interfacing Circuits for ECL, CMOS, HTL Logic Inputs
ACCOMMODATING BIPOLAR REFERENCE
BASIC NEGATIVE REFERENCE OPERATION
VREF(+)
IIN RREF
IREF
VIN
14
18 IO
RIN
15
AM6012
IO
19
IREF > PEAK NEGATIVE SWING OF IIN
NOTE:
IREF > Peak negative swing of IIN.
VREF(+) RREF
RREF = R15
R15
14
(OPTIONAL)
VIN
15
HIGH INPUT
IMPEDANCE
AM6012
18 IO
IO
19
VREF MUST BE ABOVE PEAK POSITIVE SWING OF VIN
NOTE:
VREF(+) Must be above peak positive swing of VIN.
VREF(–)
RREF
14
R15 15
AM6012
NOTE:
VREF(* )
IFS [
RREF x 4
RREF sets IFS; R15 is for a bias current cancellation.
18 IO
IO
19
RECOMMENDED FULL-SCALE ADJUSTMENT
CIRCUIT
VREF(+) RREF
RREF = R15
R15
14
(OPTIONAL)
VIN
15
HIGH INPUT
IMPEDANCE
AM6012
18 IO
IO
19
VREF+ MUST BE ABOVE PEAK POSITIVE SWING OF VIN
August 31, 1994
783