MBM29BS32LF18 Просмотр технического описания (PDF) - Spansion Inc.

Номер в каталоге

Компоненты Описание

производитель

MBM29BS32LF18

BURST MODE FLASH MEMORY CMOS 32M (2M × 16) BIT

Spansion Inc. 

MBM29BS/BT32LF-18/25

In a similar fashion, the 16-word and 32-word Linear Wrap modes begin their burst sequence on the starting

address written to the device, and then wrap back to the first address in the selected address group.

The RDY pin indicates when data is valid on the bus in both asnchronous and synchronous read mode. The

devices can wrap through a maximum of 128 words of data (8 words up to 16 times, 16 words up to 8 times, or

32 words up to 4 times) before requiring a new synchronous access (latching of a new address).

Mode

8-word with wrap-around

16-word with wrap-around

32-word with wrap-around

Burst Address Groups Table

Group Size

Group Address Ranges

8 words

16 words

32 words

0-7h, 8-Fh, 10-17h, ...

0-Fh, 10-1Fh, 20-2Fh, ...

00-1Fh, 20-3Fh, 40-5Fh, ...

Configuration Register

The device uses a configuration register to set the various burst parameters: number of wait states, burst read

mode, active clock edge, RDY configuration, and synchronous mode active.

Simultaneous Operation

The device features functions that enable reading of data from one memory bank while a program or erase

operation is in progress in the other memory bank (simultaneous operation) , in addition to conventional features

(read, program, erase, erase-suspend read, and erase-suspend program) . The bank can be selected by bank

address (A20, A19)with zero latency. The device consists of the following four banks :

Bank A : 4 X 8K word and 15 X 32K word; Bank B : 16 X 32K word; Bank C : 16 X 32K word; Bank D : 4 X 8K

word and 15 X 32K word. The device can execute simultaneous operations between Bank 1, a bank chosen

from among the four banks, and Bank 2, a bank consisting of the three remaining banks. (See “FlexBankTM

Architecture Table”.) This is what we call a “FlexBank”, for example, the rest of banks B, C and D to let the system

read while Bank A is in the process of program (or erase) operation. However, the different types of operations

for the three banks are impossible, e.g. Bank A writing, Bank B erasing, and Bank C reading out. With this

“FlexBank”, as described in “Example of Virtual Banks Combination Table”, the system gets to select from four

combinations of data volume for Bank 1 and Bank 2, which works well to meet the system requirement. The

simultaneous operation cannot execute multi-function mode in the same bank. “Simultaneous Operation Table”

shows the possible combinations for simultaneous operation. (Refer to “(20) Bank-to-Bank Read/Write Cycle

Timings” in sTIMING DIAGRAMS.)

Bank Splits

1

2

Volume

8M bit

16M bit

FlexBankTM Architecture Table

Bank 1

Combination

Volume

Bank A

24M bit

Bank A, B

16M bit

Bank 2

Combination

Remainder (Bank B, C, D)

Remainder (Bank C, D)

15

Share Link: