M2V28S40ATP-6L Просмотр технического описания (PDF) - Mitsumi

Номер в каталоге

Компоненты Описание

производитель

M2V28S40ATP-6L

128M Synchronous DRAM

Mitsumi 

SDRAM (Rev. 1.0E)

Nov. '99

MITSUBISHI LSIs

128M Synchronous DRAM

M2V28S20ATP -6,-6L,-7,-7L,-8,-8L (4-BANK x 8,388,608-WORD x 4-BIT)

M2V28S30ATP -6,-6L,-7,-7L,-8,-8L (4-BANK x 4,194,304-WORD x 8-BIT)

M2V28S40ATP -6,-6L,-7,-7L,-8,-8L (4-BANK x 2,097,152-WORD x 16-BIT)

AUTO REFRESH

Single cycle of auto-refresh is initiated with a REFA (/CS= /RAS= /CAS= L, /WE= /CKE= H)

command. The refresh address is generated internally. 4096 REFA cycles within 64ms refresh

128Mbit memory cells. The auto-refresh is performed on 4 banks concurrently. Before performing an

auto-refresh, all banks must be in the idle state. Auto-refresh to auto-refresh interval is minimum tRC.

Any command must not be supplied to the device before tRC from the REFA command.

CLK

/CS

/RAS

/CAS

/WE

CKE

A0-11

BA0,1

Auto-Refresh

NOP or DESELECT

minimum tRC

Auto Refresh on All Banks

Auto Refresh on All Banks

MITSUBISHI ELECTRIC

24

Share Link: