HDMP-1687 Просмотр технического описания (PDF) - HP => Agilent Technologies
Номер в каталоге
Компоненты Описание
производитель
HDMP-1687
HP => Agilent Technologies
HDMP-1687 Datasheet PDF : 16 Pages
| |||
Transceiver Reference Clock Requirements
T = 0°C Ambient to +85°C Case, VCC = 3.15 V to 3.45 V
Symbol
Parameter
f
Nominal Frequency (for Gigabit Ethernet Compliance)
f
Nominal Frequency (for Fibre Channel Compliance)
Ftol
Frequency Tolerance
Symm
Symmetry (Duty Cycle)
Units
MHz
MHz
ppm
%
Min.
Typ.
Max.
125
106.25
–100
+100
40
60
TTL I/O DC Electrical Specifications
TA = 0°C Ambient to +85°C Case, VCC = 3.15 V to 3.45 V
Symbol
Parameter
VIH,TTL
TTL Input High Voltage Level,
Guaranteed High Signal for All Inputs
VIL,TTL
TTL Input Low Voltage Level,
Guaranteed Low Signal for All Inputs
VOH,TTL
TTL Output High Voltage Level, IOH = –400 µA
VOL,TTL
TTL Output Low Voltage Level, IOL = 1 mA
IIH,TTL
Input High Current, VIN = 2.4 V, VCC = 3.45 V
IIL,TTL
ICC,TRx
Input Low Current, VIN = 0.4 V, VCC = 3.45 V
Transceiver VCC Supply Current, TA = 25°C
Units
V
V
V
V
µA
µA
mA
Min.
Typ.
2
0
2.2
0
800
Max.
5.5
0.8
VCC
0.5
40
–600
AC Electrical Specifications (TRx)
TA = 0°C Ambient to +85°C Case, VCC = 3.15 V to 3.45 V
Symbol
Parameter
Units
tr,TCi
RFCT Rise Time, 0.8 to 2.0 Volts
ns
tf,TCi
RFCT Fall Time, 2.0 to 0.8 Volts
ns
tr,TTLin
Input TTL Rise Time, 0.8 to 2.0 Volts
ns
tf,TTLin
Input TTL Fall Time, 2.0 to 0.8 Volts
ns
tr,TTLout
Output TTL Rise Time, 0.8 to 2.0 Volts, 10 pF Load
ns
tf,TTLout
Output TTL Fall Time, 2.0 to 0.8 Volts, 10 pF Load
ns
trs, HS_OUT
HS_OUT Single-Ended SO [0:3]± Rise Time
ps
tfs, HS_OUT
HS_OUT Single-Ended SO [0:3]± Fall Time
ps
trd, HS_OUT
HS_OUT Differential Rise Time
ps
tfd, HS_OUT
HS_OUT Differential Fall Time
ps
VIP,HS_IN
HS_IN Input Peak-To-Peak Differential Voltage
mV
VOP,HS_OUT[1] HS_OUT Output Pk-Pk Diff. Voltage (Z0=50 Ohms, Fig.10) mV
Min.
Typ.
Max.
0.2
2.4
0.2
2.4
1.0
1.0
1.5
2.4
1.1
2.4
200
300
200
300
200
300
200
300
200
1200
2000
1000
1300
1800
Note:
1. Output Peak-to-Peak Differential Voltage specified as SO [0:3]+ minus SO [0:3]–. The output will be 25% higher when terminating into 75 Ω loads.
7
Share Link: 