CY8C3666AXI-031 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY8C3666AXI-031

Programmable System-on-Chip (PSoC®)

Cypress Semiconductor 

PRELIMINARY

PSoC®3: CY8C36 Family Data Sheet

14. Revision History

Description Title: PSoC®3: CY8C36 Family Data Sheet Programmable System-on-Chip (PSoC®)

Document Number: 001-53413

Rev.

ECN No.

Submission

Date

Orig. of

Change

Description of Change

**

2714854 06/04/09

PVKV New data sheet

*A

2758970 09/02/09 MKEA Updated Part Numbering Conventions

Added Section 11.7.5 (EMIF Figures and Tables)

Updated GPIO and SIO AC specifications

Updated XRES Pin Description and Xdata Address Map specifications

Updated DFB and Comparator specifications

Updated PHUB features section and RTC in sleep mode

Updated IDAC and VDAC DC and Analog Global specifications

Updated USBIO AC and Delta Sigma ADC specifications

Updated PPOR and Voltage Monitors DC specifications

Updated Drive Mode diagram

Added 48-QFN Information

Updated other electrical specifications

*B

2824546 12/09/09 MKEA Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11- 7 (Boost

AC and DC specs); also added Shottky Diode specs. Changed current for

sleep/hibernate mode to include SIO; Added footnote to analog global specs.

Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3

(Hibernate and Sleep rows) and Power Modes section. Updated GPIO and

SIO AC specifications. Updated Gain error in IDAC and VDAC specifications.

Updated description of Vdda spec in Table 11-1 and removed GPIO Clamp

Current parameter. Updated number of UDBs on page 1.

Moved FILO from ILO DC to AC table.

Added PCB Layout and PCB Schematic diagrams.

Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC

spec table. Added note for Sleep and Hibernate modes and Active Mode

specs in Table 11-2. Linked URL in Section 10.3 to PSoC Creator site.

Updated Ja and Jc values in Table 13-1. Updated Single Sample Mode and

Fast FIR Mode sections. Updated Input Resistance specification in Del-Sig

ADC table. Added Tio_init parameter. Updated PGA and UGB AC Specs.

Removed SPC ADC. Updated Boost Converter section.

Added section 'SIO as Comparator'; updated Hysteresis spec (differential

mode) in Table 11-10.

Updated Vbat condition and deleted Vstart parameter in Table 11-6.

Added 'Bytes' column for Tables 4-1 to 4-5.

Document Number: 001-53413 Rev. *B

Page 98 of 99

[+] Feedback

Share Link: