ADN2850BCPZ250 Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
ADN2850BCPZ250 Datasheet PDF : 28 Pages
| |||
ADN2850
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Data Sheet
CLK 1
SDI 2
SDO 3
GND 4
VSS 5
V1 6
W1 7
B1 8
16 RDY
15 CS
14 PR
ADN2850 13 WP
TOP VIEW
(Not to Scale)
12 VDD
11 V2
10 W2
9 B2
Figure 4. Pin Configuration
Table 4. Pin Function Descriptions
Pin No. Mnemonic Description
1
CLK
Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
2
SDI
Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
3
SDO
Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO
output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and
after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI
bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This
previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up
resistor in the range of 1 kΩ to 10 kΩ is needed.
4
GND
Ground Pin, Logic Ground Reference.
5
VSS
Negative Supply. Connect to 0 V for single-supply applications. If VSS is used in dual supply, it must be able to sink
2 mA for 15 ms when storing data to EEMEM.
6
V1
Log Output Voltage 1. Generates voltage from an internal diode configured transistor.
7
W1
Wiper Terminal of RDAC1. ADDR (RDAC1) = 0x0.
8
B1
Terminal B of RDAC1.
9
B2
Terminal B of RDAC2.
10
W2
Wiper terminal of RDAC2. ADDR (RDAC2) = 0x1.
11
V2
Log Output Voltage 2. Generates voltage from an internal diode configured transistor.
12
VDD
Positive Power Supply.
13
WPE
A
Optional Write Protect. When active low, WPE prevents any changes to the present contents, except PRE strobe.
A
A
A
A
CMD_1
and
COMD_8
refresh
the
RDAC
register
from
EEMEM.
Tie
WPE
A
A
to
VDD,
if
not
used.
14
PRE
A
Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM
register.
Factor
y
default
loads
midscale
51210
until
EEMEM
is
loaded
with
a
new
value
by
the
user.
PRE
A
A
is
activated
at
the
logic
high
transition.
Tie
PRE
A
A
to
VDD,
if
not
used.
15
CSE
A
Serial Register Chip Select Active Low. Serial register operation takes place when CSE returns to logic high.
A
A
16
RDY
Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8,
Instruction 9, Instruction 10, and PRE.
A
A
Rev. E | Page 8 of 28
Share Link: 