Switching Characteristics
at VCC = 5V and TA = 25°C
Symbol
Parameter
From (Input)
To (Output)
CL = 50 pF, RL = 2 kΩ
Min
Max
Units
fMAX
tPLH
Maximum Clock Frequency
Propagation Delay Time
LOW-to-HIGH Level Output
Clock to Any Q
20
MHz
26
ns
tPHL
Propagation Delay Time
HIGH-to-LOW Level Output
Clock to Any Q
35
ns
tPHL
Propagation Delay Time
HIGH-to-LOW Output
Clear to Any Q
38
ns
Note 8: All typicals are at VCC = 5V, TA = 25°C.
Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 10: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the serial inputs, ICC is tested with momentary
ground, then 4.5V applied to CLOCK.
Timing Diagram
Typical Clear, Load, Right-Shift, Left-Shift, Inhibit, and Clear Sequences
www.fairchildsemi.com
4