datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LCMXO256E-4M132I Просмотр технического описания (PDF) - Lattice Semiconductor

Номер в каталоге
Компоненты Описание
производитель
LCMXO256E-4M132I
Lattice
Lattice Semiconductor 
LCMXO256E-4M132I Datasheet PDF : 95 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Lattice Semiconductor
Architecture
MachXO Family Data Sheet
Figure 2-8. Primary Clocks for MachXO1200 and MachXO2280 Devices
Up to 9
4
Up to 6
Primary Clock 0
16:1
Primary Clock 1
16:1
Primary Clock 2
16:1
Primary Clock 3
16:1
Routing Clock PLL
Pads Outputs
Four secondary clocks are generated from four 16:1 muxes as shown in Figure 2-9. Four of the secondary clock
sources come from dual function clock pins and 12 come from internal routing.
Figure 2-9. Secondary Clocks for MachXO Devices
12
4
16:1
16:1
Secondary (Control)
Clocks
16:1
16:1
Routing Clock
Pads
2-8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]