datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

AT45DB Просмотр технического описания (PDF) - Atmel Corporation

Номер в каталоге
Компоненты Описание
производитель
AT45DB Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AT45DB041
AC Waveforms
Two different timing diagrams are shown below. Waveform
1 shows the SCK signal being low when CS makes a high-
to-low transition, and Waveform 2 shows the SCK signal
being high when CS makes a high-to-low transition. Both
waveforms show valid timing diagrams. The setup and hold
times for the SI signal are referenced to the low-to-high
transition on the SCK signal.
Waveform 1 shows timing that is also compatible with SPI
Mode 0, and Waveform 2 shows timing that is compatible
with SPI Mode 3.
Waveform 1 - Inactive Clock Polarity Low
tCS
CS
tCSS
tWH tWL
tCSH
SCK
tV
HIGH IMPEDANCE
SO
tHO
VALID OUT
tDIS
HIGH IMPEDANCE
tSU
tH
SI
VALID IN
Waveform 2 - Inactive Clock Polarity High
CS
SCK
SO
SI
tCSS tWL tWH
tV
HIGH Z
tSU
tHO
VALID OUT
tH
VALID IN
tCSH
tCS
tDIS
HIGH IMPEDANCE
7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]