datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LPD6803 Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
производитель
LPD6803 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LPD6803 datasheet
SUPER-PWM non-line adjust module
Oscillator basic
counter
Counter
compare array
Shift register array
LDO ower
dealing
VOUT
Output driver
OUTPUT
FEEDBACK
Output driver
OUTPUT
FEEDBACK
Output driver
OUTPUT
FEEDBACK
Output re-
gernate driver
DOUT
DCLKO
Basic timing sequence
A. First shift in 32bit “0” as start frame, then shift in all data frame, start frame and data
frame both are shift by high-bit, every data is input on DCLK rising edge.
B. The first data frame is corresponding LED light nearest from shift-in polar, its format
includes 1bit as start “1” plus 3 groups 5bits grey level.
C. Turn shift in all data, add append pulse of corresponding point, new data start valid.
Function features:
Limited parameter:
Parameter
Supply voltage
LED light voltage
Data Clock
Frequency
Maxim Driver
Current
channel current
error
power consumption
Symbol Range
VDD
3-8
VLED 3-12
Unit
V
V
FCLK 25(compatible with grey level at 10) MHZ
IOMAX
45 at constant voltage, 30 at
constant current
mA
DIO
chip inside <5%, between Chip <6%
%
PDMAX 600
mW
3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]