



Spread Spectrum Desktop/Notebook System Clock

Features

- Maximized EMI suppression using Cypress's Spread Spectrum technology
- Six copies of CPU Clock
- Eight copies of PCI Clock (synchronous w/CPU clock)
- Two copies of 14.318-MHz IOAPIC Clock
- Two copies of 48-MHz USB Clock
- Three buffered copies of 14.318-MHz reference input
- Input is a 14.318-MHz XTAL or reference signal
- Selectable 100-MHz or 66-MHz CPU Clocks
- Power management control input pins
- Test mode and output three-state capability


Key Specifications

Supply Voltages: $V_{DDQ3} = 3.3V \pm 5\%$
 $V_{DDQ2} = 2.5V \pm 5\%$
 CPU Clock Jitter: 200 ps

CPU0:5 Clock Skew: 175 ps
 PCI_F, PCI1:7 Clock Skew: 500 ps
 CPU to PCI Clock Skew: 1.5 to 4.0 ns (CPU Leads)
 Logic inputs have 250-k Ω pull-up resistors except SEL100/66#.

Table 1. Pin Selectable Frequency

SEL 100/66#	SEL1	SEL0	CPU	PCI	SPREAD#=0
0	0	0	HI-Z	HI-Z	Don't Care
0	0	1	66.6	33.3	$\pm 0.9\%$ Center
0	1	0	66.6	33.3	-1% Down
0	1	1	66.6	33.3	-0.5% Down
1	0	0	X1/2	X1/6	Don't Care
1	0	1	100	33.3	$\pm 0.9\%$ Center
1	1	0	100	33.3	-1% Down
1	1	1	100	33.3	-0.5% Down



Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:5	42, 41, 40, 39, 36, 35	O	CPU Clock Outputs 0 through 5: These six CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2.
PCI1:7	8, 10, 11, 13, 14, 16, 17	O	PCI Bus Clock Outputs 1 through 7: These seven PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI_F	7	O	Fixed PCI Clock Output: Unlike PCI1:7 outputs, this output is not controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
CPU_STOP#	30	I	CPU_STOP# Input: When brought LOW, clock outputs CPU0:5 are stopped LOW after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH, clock outputs CPU0:5 start beginning with a full clock cycle (2–3 CPU clock latency).
PCI_STOP#	31	I	PCI_STOP# Input: The PCI_STOP# input enables the PCI 1:7 outputs when HIGH and causes them to remain at logic 0 when LOW. The PCI_STOP signal is latched on the rising edge of PCI_F. Its effects take place on the next PCI_F clock cycle.
SPREAD#	28	I	SPREAD# Input: When brought LOW this pin activates Spread Spectrum clocking.
APIC0:1	45, 44	O	I/O APIC Clock Outputs: Provides 14.318-MHz fixed frequency. The output voltage swing is controlled by VDDQ2.
48MHz	22, 23	O	48-MHz Outputs: Fixed clock outputs at 48 MHz. Output voltage swing is controlled by voltage applied to VDDQ3.
REF0:2	1, 2, 47	O	Fixed 14.318-MHz Outputs 0 through 2: Used for various system applications. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66# SEL1, SEL0	25, 26, 27	I	Frequency Selection Input: Selects power-up default CPU clock frequency as shown in <i>Table 1</i> on page 1.
X1	4	I	Crystal Connection or External Reference Frequency Input: Connect to either a 14.318-MHz crystal or reference signal.
X2	5	I	Crystal Connection: An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	29	I	Power Down Control: When this input is LOW, device goes into a low-power condition. All outputs are held LOW while in power-down. CPU and PCI clock outputs are stopped LOW after completing a full clock cycle (2–3 CPU clock cycle latency). When brought HIGH, CPU, SDRAM and PCI outputs start with a full clock cycle at full operating frequency (3 ms maximum latency).
VDDQ3	9, 15, 19, 21, 33, 48	P	Power Connection: Power supply for core logic, PLL circuitry, PCI output buffers, reference output buffers, and 48-MHz output buffers. Connected to 3.3V supply.
VDDQ2	37, 43, 46	P	Power Connection: Power supply for APIC0:1 and CPU0:5 output buffers. Connected to 2.5V supply.
GND	3, 6, 12, 18, 20, 24, 32, 34, 38	G	Ground Connection: Connect all ground pins to the common system ground plane.

Spread Spectrum Clocking

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 1*.

As shown in *Figure 1*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

$$dB = 6.5 + 9 \cdot \log_{10}(P) + 9 \cdot \log_{10}(F)$$

Where *P* is the percentage of deviation and *F* is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 2*. This waveform, as discussed in “Spread Spectrum Clock Generation for the Reduction of Radiated Emissions” by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is -0.5% , $\pm 0.9\%$, or -1.0% of the selected frequency. *Figure 2* details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated by SPREAD# input (pin 28).




Figure 1. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation




Figure 2. Typical Modulation Profile

Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions

above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V_{DD}, V_{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Operating Temperature	0 to +70	°C
T_B	Ambient Temperature under Bias	-55 to +125	°C
ESD_{PROT}	Input ESD Protection	2 (min.)	kV

DC Electrical Characteristics: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DDQ3} = 3.3\text{V} \pm 5\%$, $V_{DDQ2} = 2.5\text{V} \pm 5\%$

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
Supply Current						
I_{DDQ3}	3.3V Supply Current	CPU0:5 = 100 MHz Outputs Loaded ^[1]		95		mA
I_{DDQ2}	2.5V Supply Current	CPU0:5 = 100 MHz Outputs Loaded ^[1]		75		mA
Logic Inputs						
V_{IL}	Input Low Voltage		GND - 0.3		0.8	V
V_{IH}	Input High Voltage		2.0		$V_{DD} + 0.3$	V
I_{IL}	Input Low Current ^[2]				-25	μA
I_{IH}	Input High Current ^[2]				10	μA
I_{IL}	Input Low Current (SEL100/66#)				-5	μA
I_{IH}	Input High Current (SEL100/66#)				5	μA
Clock Outputs						
V_{OL}	Output Low Voltage	$I_{OL} = 1\text{ mA}$			50	mV
V_{OH}	Output High Voltage	$I_{OH} = -1\text{ mA}$	3.1			V
V_{OH}	Output High Voltage	CPU0:5, APIC0:1 $I_{OH} = -1\text{ mA}$	2.2			V
I_{OL}	Output Low Current	CPU0:5 $V_{OL} = 1.25\text{V}$	27	57	97	mA
		PCI_F, PCI1:7 $V_{OL} = 1.5\text{V}$	20.5	53	139	mA
		APIC0:1 $V_{OL} = 1.25\text{V}$	40	85	140	mA
		REF0:2 $V_{OL} = 1.5\text{V}$	25	37	76	mA
		48MHz $V_{OL} = 1.5\text{V}$	25	37	76	mA
I_{OH}	Output High Current	CPU0:5 $V_{OL} = 1.25\text{V}$	25	55	97	mA
		PCI_F, PCI1:7 $V_{OL} = 1.5\text{V}$	31	55	189	mA
		IOAPIC $V_{OL} = 1.25\text{V}$	40	87	155	mA
		REF0:2 $V_{OL} = 1.5\text{V}$	27	44	94	mA
		48MHz $V_{OL} = 1.5\text{V}$	27	44	94	mA

Notes:

- All clock outputs loaded with 6" 60Ω transmission lines with 22-pF capacitors.
- W130 logic inputs have internal pull-up devices, except SEL100/66# (pull-ups not full CMOS level).

DC Electrical Characteristics: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DDQ3} = 3.3\text{V}\pm 5\%$, $V_{DDQ2} = 2.5\text{V}\pm 5\%$ (continued)

Parameter	Description	Test Condition	Min.	Typ.	Max.	Unit
Crystal Oscillator						
V_{TH}	X1 Input Threshold Voltage ^[3]	$V_{DDQ3} = 3.3\text{V}$		1.65		V
C_{LOAD}	Load Capacitance, as seen by External Crystal ^[4]			14		pF
$C_{IN,X1}$	X1 Input Capacitance ^[5]	Pin X2 unconnected		28		pF
Pin Capacitance/Inductance						
C_{IN}	Input Pin Capacitance	Except X1 and X2			5	pF
C_{OUT}	Output Pin Capacitance				6	pF
L_{IN}	Input Pin Inductance				7	nH

Notes:

- X1 input threshold voltage (typical) is $V_{DD}/2$.
- The W130 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal.
- X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).

AC Electrical Characteristics
 $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DDQ3} = 3.3\text{V}\pm 5\%$, $V_{DDQ2} = 2.5\text{V}\pm 5\%$, $f_{XTL} = 14.31818\text{ MHz}$

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

CPU Clock Outputs, CPU0:5 (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	CPU = 66.6 MHz			CPU = 100 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
t_P	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
t_H	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
t_L	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
t_R	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
t_F	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
t_D	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
t_{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.			200			200	ps
t_{SK}	Output Skew	Measured on rising edge at 1.25V			175			175	ps
f_{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z_o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15			15		Ω

PCI Clock Outputs, PCI1:7 and PCI_F (Lump Capacitance Test Load = 30 pF)

Parameter	Description	Test Condition/Comments	CPU = 66.6/100 MHz			Unit
			Min.	Typ.	Max.	
t _P	Period	Measured on rising edge at 1.5V	30			ns
t _H	High Time	Duration of clock cycle above 2.4V	12			ns
t _L	Low Time	Duration of clock cycle below 0.4V	12			ns
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t _{SK}	Output Skew	Measured on rising edge at 1.5V			500	ps
t _O	CPU to PCI Clock Skew	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.	1.5		4	ns
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _O	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		30		Ω

APIC0:1 Clock Output (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	CPU = 66.6/100MHz			Unit
			Min.	Typ.	Max.	
f	Frequency, Actual	Frequency generated by crystal oscillator	14.31818			MHz
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	V/ns
t _F	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			1.5	ms
Z _O	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

REF0:2 Clock Output (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	CPU = 66.6/100 MHz			Unit
			Min.	Typ.	Max.	
f	Frequency, Actual	Frequency generated by crystal oscillator	14.318			MHz
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _O	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω

48-MHz Clock Output (Lump Capacitance Test Load = 20 pF)

Parameter	Description	Test Condition/Comments	CPU = 66.6/100 MHz			Unit
			Min.	Typ.	Max.	
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)	48.008			MHz
f _D	Deviation from 48 MHz	(48.008 – 48)/48	+167			ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)	57/17			
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω


Ordering Information

Ordering Code	Package Name	Package Type
W130	H	48-pin SSOP (300 mils)

Document #: 38-00851

Package Diagram

48-Pin Small Shrink Outline Package (SSOP, 300 mils)



NOTES:

- △ MAXIMUM DIE THICKNESS ALLOWABLE IS .025.
- △ DIMENSIONING & TOLERANCING PER ANSI Y14.5M - 1982.
- △ "T" IS A REFERENCE DATUM.
- △ "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006 INCHES PER SIDE.
- △ "L" IS THE LENGTH OF TERMINAL FOR SOLDERING TO A SUBSTRATE.
- △ "N" IS THE NUMBER OF TERMINAL POSITIONS.
- △ TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.
- △ FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .003 INCHES AT SEATING PLANE.
- △ CONTROLLING DIMENSION: INCHES.
- 10. COUNTRY OF ORIGIN LOCATION AND EJECTOR PIN ON PACKAGE BOTTOM IS OPTIONAL AND DEPENDS ON ASSEMBLY LOCATION.
- △ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 INCHES AND .010 INCHES FROM THE LEAD TIPS.
- 12. THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-118, VARIATIONS AA, AB, EXCEPT CHAMFER DIMENSION h. JEDEC SPECIFICATION FOR h IS .015"/.025".

Summary of nominal dimensions in inches:

Body Width: 0.296
Lead Pitch: 0.025
Body Length: 0.625
Body Height: 0.102

SYMBOL	COMMON DIMENSIONS			NOTE VARIATIONS	4 D			6 N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.102	.110	AA	.620	.625	.630	48
A ₁	.008	.012	.016	AB	.720	.725	.730	56
A ₂	.088	.090	.092					
b	.008	.010	.0135					
b ₁	.006	.010	.012					
c	.005	-	.010					
c ₁	.005	.006	.0085					
D	SEE VARIATIONS			4				
E	.292	.296	.299					
e	.025 BSC							
H	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	SEE VARIATIONS			6				
X	.085	.093	.100	10				
α	0°	5°	8°					

THIS TABLE IN INCHES

SYMBOL	COMMON DIMENSIONS			NOTE VARIATIONS	4 D			6 N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	2.41	2.59	2.79	AA	15.75	15.88	16.00	48
A ₁	0.20	0.31	0.41	AB	18.29	18.42	18.54	56
A ₂	2.24	2.29	2.34					
b	0.203	0.254	0.343					
b ₁	0.203	0.254	0.305					
c	0.127	-	0.254					
c ₁	0.127	0.152	0.216					
D	SEE VARIATIONS			4				
E	7.42	7.52	7.59					
e	0.635 BSC							
H	10.16	10.31	10.41					
h	0.25	0.33	0.41					
L	0.61	0.81	1.02					
N	SEE VARIATIONS			6				
X	2.16	2.36	2.54	10				
α	0°	5°	8°					

THIS TABLE IN MILLIMETERS