

**VP603**


CRT Display Video Output Amplifier: High-Voltage, Wideband Amplification

Function

- Three-channel video output circuit for CRT displays
- Optimal for monitors that require $f_{\text{VIDEO}} \geq 70$ MHz, 17-inch $f_{\text{H}} \geq 64$ kHz

Package Dimensions

unit: mm

2117

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{\text{CC max}}$		90	V
	$V_{\text{BB max}}$		15	V
Allowable power dissipation	$P_d \text{ max}$	At $T_c = 25^\circ\text{C}$ with an ideal heat sink	25	W
Junction temperature	$T_j \text{ max}$		150	$^\circ\text{C}$
Case temperature	$T_c \text{ max}$		100	$^\circ\text{C}$
Storage temperature	T_{stg}		-20 to +110	$^\circ\text{C}$

Operating Conditions at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage I	V_{CC}		70	V
	V_{BB}		10	V
Recommended supply voltage II	V_{CC}		80	V
	V_{BB}		10	V

VP603

Electrical Characteristics at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Bandwidth I (-3 dB)	f_c	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.5\text{ V}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		75		MHz
Bandwidth II (-3 dB)	f_c	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.7\text{ V}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		70		MHz
Pulse response characteristics	t_r	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $C_L = 5\text{ pF}$, $V_{IN}(\text{DC}) = 2.7\text{ V}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		5.2		ns
	t_f			5.0		ns
Voltage gain	$G_v(\text{DC})$		17	19	21	
Current drain I	I_{CC1}	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.3\text{ V}$, $f = 10\text{ MHz clock}$, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		27		mA
	I_{CC2}	$V_{CC} = 70\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.3\text{ V}$, $f = 70\text{ MHz clock}$, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 40\text{ V}$		40		mA
Current drain II	I_{CC1}	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.6\text{ V}$, $f = 10\text{ MHz clock}$, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		32		mA
	I_{CC2}	$V_{CC} = 80\text{ V}$, $V_{BB} = 10\text{ V}$, $V_{IN}(\text{DC}) = 2.6\text{ V}$, $f = 70\text{ MHz clock}$, $C_L = 5\text{ pF}$, $V_{OUT}(\text{p-p}) = 50\text{ V}$		47		mA

Internal Equivalent Circuit








A05007

Test Circuit




A03440



Sample Application Circuit

1. Mounting in the CRT neck




(NECK PCB)

A05008

Note: * This RC matching circuit is provided to match the IC internal impedance with the output load impedance. When the IC is mounted in the CRT neck, this circuit can be removed if the total C_L (load capacitance) is under 10 pF.

2. Cable transmission (separate boards)



(VIDEO PCB)

(NECK PCB)

A05009

Mounting location for the C, G matching circuit
Add the RC matching circuit at a position as close as possible to the VP603 output pin.

Thermal Design for the VP603

Since the VP603 is a three-channel device, we first consider a single channel. The chip temperature of each transistor during actual operation is determined using the following formula.

$$T_j = (T_{ri}) = \theta_{j-c} (T_{ri}) \times P_c (T_{ri}) + \Delta T_c + T_a \text{ [}^\circ\text{C]} \dots \dots \dots (1)$$

- $\theta_{j-c} (T_{ri})$: Thermal resistance of an individual transistor
- $P_c (T_{ri})$: Collector loss for an individual transistor
- ΔT_c : Case temperature rise
- T_a : Ambient temperature

The $\theta_{j-c}(Tr_i)$ for each chip is:

$$\theta_{j-c}(Tr_1) = 45^\circ\text{C/W} / \theta_{j-c}(Tr_2 \text{ to } Tr_4) = 35^\circ\text{C/W} \dots\dots\dots (2)$$


Although the loss for each transistor in a Video Pack varies with frequency and is not uniform, if we assume that the maximum operating frequency, $f = 70 \text{ MHz}$ (clock), then the chips with the largest loss will be transistors 3 and 4 and that loss will be about 1/4 of the total loss. Thus from the P_d for a single channel we have:

$$P_c(Tr_3) f = 70 \text{ MHz} = P_d(1CH) f = 70 \text{ MHz} \times 0.25 \text{ [W]} \dots\dots\dots (3)$$

Here, we must select a heat sink with a capacity θ_h such that the T_j of these transistors does not exceed 150°C . Equation (4) below gives the relationship between θ_h and ΔT_c .

$$\Delta T_c = P_d(\text{TOTAL}) \times \theta_h \dots\dots\dots (4)$$

The required θ_h is calculated using this equation and equation (1).



VP603 Thermal Design Example

Conditions: Using an $f_H = 70 \text{ kHz}$ class monitor, $f_v = 100 \text{ MHz}$ (clock)

$$V_{CC} = 80 \text{ V}, V_{BB} = 10 \text{ V}, V_{OUT} = 50 \text{ Vp-p} (C_L = 10 \text{ pF})$$

Since this class of monitor can be operated up to $T_a = 60^\circ\text{C}$, here we consider the case where the maximum clock frequency is 100 MHz .

As mentioned previously, the chip with the largest loss is transistor Tr_3/Tr_4 . Determining the value gives:

$$P_c(Tr_3) = 4.3 \times 0.25 = 1.1 \text{ [W]} \dots\dots\dots (5)$$

We determine ΔT_j by substituting the value for θ_{j-c} in equation (5).

$$\Delta T_j = 1.1 \times 35 = 38.5 \text{ [}^\circ\text{C]} \dots\dots\dots (6)$$

Here, $T_c(\text{max})$ (measured at the package surface) is taken to be under 100°C . This means that it suffices to design the heat sink taking $T_c(\text{max}) < 100^\circ\text{C}$ as the design target to fulfill the conditions that $T_j(\text{max}) < 150^\circ\text{C}$ and furthermore that $T_c(\text{max}) < 100^\circ\text{C}$;


$$\begin{aligned} \theta_h = \Delta T_c \div P_d(\text{TOTAL}) &= (T_c - T_a) \div [P_d(1CH) \times 3] \\ &= 40 \div (4.3 \times 3) = 3.1^\circ\text{C/W} \end{aligned}$$

VP603

Thus the thermal resistance in this case is

$$\theta_h = 3.1^\circ\text{C/W}.$$

In actual practice, the ambient temperature and operating conditions will allow a heat sink smaller than that indicated by this calculation to be used. Therefore, design optimization taking the actual conditions into account is also required.



Surge Protection

Surge protection is required when this device is connected to a CRT. This product requires the same protection as earlier products.

1. Termination spark gap
2. Surge suppression resistor (Recommended value: 33 to 68 Ω)
3. Surge suppression diode (Installed in the vicinity of the IC output pin.)


Note: The value of surge suppression resistors must be determined taking both the stipulated discharge test and the required frequency bandwidth into account.

Application Notes

Mounting notes:

Since the specified heat sink is required to operate a mounted Video Pack, we recommend the following mounting technique. (See the thermal design item for details on the required heat sink.) In particular, since the package used for this product is even more compact than that used in the earlier VPS series, the following points require special care. (These are recommendations.)

1. A tightening torque of between 0.39 and 0.88 N-m is recommended.
2. The bolt hole spacing in the heat sink should match that of the IC. In particular, the bolt hole spacing should be pulled in to be as close as possible, within the range that mounting is possible, to the dimensions A and B in the package dimensions drawing, as shown below.




3. Use either the truss screws (truss bolts) or binding screws stipulated in the JIS standards as the mounting bolts. Also, use washers to protect the IC case.
4. Foreign matter, such as machining chips, must not be left trapped between the IC case and the heat sink. If grease is applied to the junction surface, be sure to apply the grease evenly.
5. Solder the IC leads to the printed circuit board after mounting the heat sink to the IC.

Note: The heat sink is absolutely required to operate this Video Pack. Never, in any situation, apply power to a Video Pack as an independent device. The Video Pack may be destroyed.

VP603

Peripheral wiring and ground leading:

When shipped, the VP603 product lead pins have standard support for forming (zigzag) so that the distance between pins will be 2.54 mm. Also, the pin layout is standardized to the I/O and power supply line arrangement shown below.



IC Surrounding Pin Layout (Top view)

Note: Design applications that use two-sided printed circuit boards or similar technologies so that input and output lines do not cross. Crossed lines can lead to increased crosstalk. Also, lines should be kept as short as possible, and lines in the ground pattern should be made as wide as possible. These layout design principles will minimize bandwidth degradation and oscillation.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1997. Specifications and information herein are subject to change without notice.