

**FEATURES**

- Parts Identification-
  - UT51C164 (5V version)
  - UT51L164 (3.3V version)
- Extended Data Out operation
- RAS# access time: 35, 40, 50, 60
- 2 CAS# Byte/Word Read/Write operation
- CAS# - before – RAS# refresh capability
- RAS – only and Hidden refresh capability
- Early write or output enable controlled write
- Package : 40 pin 400mil SOJ packages  
40/44 pin 400mil TSOP- II packages
- Single +5V±10% power supply – UT51C164
- Single +3.3V±10% power supply – UT51L164
- TTL compatible inputs and outputs
- 512 refresh cycles /8ms


Speed	-35	-40	-50	-60
t <sub>RAC</sub>	35ns	40ns	50ns	60ns
t <sub>CAA</sub>	18ns	20ns	24ns	30ns
t <sub>PC</sub>	14ns	15ns	19ns	27ns
t <sub>CAC</sub>	11ns	12ns	14ns	15ns
t <sub>RC</sub>	70ns	75ns	90ns	110ns



**GENERAL DESCRIPTION**

The UT51C164/UT51L164 is high speed 5 Volt / 3.3 Volt EDO DRAMs organized as 256K bit X 16 I/O and fabricated with the CMOS process. The UT51C164/UT51L164 offers a combination of unique features including: EDO Page Mode operation for higher bandwidth with Page Mode cycle time as short as 14ns. All inputs are TTL compatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the UT51C164/UT51L164 suited for wide variety of high performance computer systems and peripheral applications.



Utron Block Diagram



**PIN ARRANGEMENT**
**UT51C164/UT51L164  
40-pin SOJ package**

**UT51C164 / UT51L164  
40/44-pin TSOP-II package**

**PIN DESCRIPTION**

A0-A8	Address Inputs
RAS#	Row Address Strobe
UCAS#	Column Address Strobe/Upper Byte Control
LCAS#	Column Address Strobe/Lower Byte Control
WE#	Write enable
OE#	Output enable
DQ0-DQ15	Data Input, Data Output
VDD	+5V / +3.3V Supply
Vss	0V Supply
NC	No Connect

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Notes
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	-1.0 to +7V	V	
Supply voltage relative to V <sub>ss</sub>	V <sub>dd</sub>	-1.0 to +7V -1.0 to +4.5V	V	
Short circuit output current	I <sub>out</sub>	50	mA	
Power dissipation	P <sub>T</sub>	1.0	W	
Operating temperature	T <sub>opr</sub>	0 to + 70	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

Notes: Permanent device damage may occur if absolute maximum ratings are exceed.

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	3.3V			5.0V			Notes
		Min	Max	Unit	Min	Max	Unit	
Supply voltage	V <sub>DD</sub>	3.0	3.6	V	4.5	5.5	V	1
	V <sub>SS</sub>	0	0	V	0	0	V	-
Input high voltage	V <sub>IH</sub>	2.4	V <sub>DD</sub> +1V	V	2.4	V <sub>DD</sub> +1V	V	1,2
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V	-0.3	0.8	V	1,3

Notes: 1. All Voltage referred to V<sub>ss</sub>

**Capacitance**(Ta = 25°C, 5V device : 5V±10% ; 3.3V device : 3.3V ±0.3V , f=1MHz)

	Symbol	Typ	Max	Unit
Input capacitance(A0-A8)	C <sub>in1</sub>	3	4	pF
Input Capacitance (RAS#, UCAS# , LCAS# , WE# , OE#)	C <sub>in2</sub>	4	5	pF
Output capacitance(DQ0-DQ15)	C <sub>dq</sub>	5	7	pF



**DC Characteristics** (Ta = 0 to 70°C, 5V device : VDD = 5.0 V ± 0.5 V, VSS = 0 V)

**DC Characteristics** (Ta = 0 to 70°C, 3.3V device : VDD = 3.3 V ± 0.3 V, VSS = 0 V)

Symbol	Parameter	Speed (t <sub>RAC</sub> )	UT51C164		UT51L164		unit	Test condition
			Min	Max	Min	Max		
IDD1	Operating current, Vdd supply	-35		190		150	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)
		-40		180		140		
		-50		170		130		
		-60		160		120		
IDD2	Standby current (TTL input)			3		3	mA	RAS# = UCAS# = LCAS# = VIH
IDD3	RAS-only refresh current	-35		190		150	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)
		-40		180		140		
		-50		170		130		
		-60		160		120		
IDD4	EDO page mode current	-35		220		190	mA	t <sub>PC</sub> = t <sub>PC</sub> (min.)
		-40		200		170		
		-50		190		160		
		-60		180		150		
IDD5	CBR refresh current	-35		190		150	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)
		-40		180		140		
		-50		170		130		
		-60		160		120		
IDD6	Standby current (CMOS input)			2		2	mA	RAS# ≥ VDD-0.2V CAS# ≥ VDD-0.2V All other inputs ≥ VSS
VDD	Power Supply		4.5	5.5	3	3.6	V	
ILI	Input Leakage Current		-10	-10	-10	10	uA	VSS ≤ Vin ≤ Vdd
ILO	Output Leakage Current		-10	-10	-10	10	uA	VSS ≤ VOUT ≤ Vdd RAS# = CAS# = VIH
VIL	Input Low Voltage		-1	0.8	-1	0.8	V	
VIH	Input High Voltage		2.4	Vdd+1	2.0	Vdd+1	V	
VOL	Output Low Voltage			0.4		0.4	V	Iol = 2mA
VOH	Output High Voltage		2.4		2.0		V	Ioh = 2mA

Notes: IDD1, IDD3, IDD4, IDD5 are dependent on output loading and cycle rates. Specified values are obtained with the output open. IDD is specified as an average current. In IDD1, IDD3, and IDD5 address can be changed maximum once while RAS#=Vil. In IDD4, address can be changed maximum once within one EDO page cycle time, t<sub>PC</sub>.

**AC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )Test condition:  $V_{DD} = 5.0\text{V} \pm 10\%$ ,  $V_{ih}/V_{il} = 3\text{V}/0\text{V}$ ,  $V_{oh}/V_{ol} = 2.0/0.8$ Test condition:  $V_{DD} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{ih}/V_{il} = 2.4\text{V}/0.4\text{V}$ ,  $V_{oh}/V_{ol} = 2.0/0.8$ 

	Symbol	Parameter	35		40		50		60		unit	
			Min.	Max	Min.	Max	Min.	Max	Min.	Max		
1	$t_{RAS}$	RAS# Pulse Width	35	75K	40	75K	50	75K	60	75K	ns	
2	$t_{RC}$	Read or Write Cycle Time	70		75		90		110		ns	
3	$t_{RP}$	RAS# Precharge Time	25		25		30		40		ns	
4	$t_{CSH}$	CAS# Hold Time	35		40		50		60		ns	
5	$t_{CAS}$	CAS# Pulse Width	8		8		10		10		ns	
6	$t_{RCD}$	RAS# to CAS# Delay	13	24	17	28	19	36	20	45	ns	
7	$t_{RCS}$	Read Command Setup Time	0		0		0		0		ns	*1
8	$t_{ASR}$	Row Address Setup Time	0		0		0		0		Ns	
9	$t_{RAH}$	Row Address hold Time	6		7		9		10		ns	
10	$t_{ASC}$	Column Address Setup Time	0		0		0		0		ns	
11	$t_{CAH}$	Column Address Hold Time	6		7		9		10		ns	
12	$t_{RSH}$	RAS# to CAS# Hold Time	10		12		14		15		ns	
13	$t_{CRP}$	CAS# to RAS# Precharge Time	5		5		5		5		ns	
14	$t_{RCH}$	Read Command Hold Time Reference CAS#	0		0		0		0		ns	*2
15	$t_{RRH}$	Read Command Hold Time Reference RAS#	0		0		0		0		ns	*2
16	$t_{ROH}$	RAS# Hold Time Referenced to OE#	7		8		10		10		ns	
17	$t_{OAC}$	Access Time from OE#		11		12		14		15	ns	*9
18	$t_{CAC}$	Access Time from CAS#		11		12		14		15	ns	*3,4,11
19	$t_{RAC}$	Access Time from RAS#		35		40		50		60	ns	*3,5,6
20	$t_{CAA}$	Access Time From Column Address		18		20		24		30	ns	*3,4,7
21	$t_{LZ}$	OE# or CAS# to Low-Z Output	0		0		0		0		ns	*13
22	$t_{HZ}$	OE# or CAS# to High-Z Output	0	5	0	6	0	8	0	10	ns	*13
23	$t_{AR}$	Column Address Hold Time from RAS#	25		30		40		50		ns	
24	$t_{RAD}$	RAS# to Column Address Delay Time	10	17	12	20	14	26	15	30	ns	*8
25	$t_T$	Transition Time	1.5	50	1.5	50	1.5	50	1.5	50	ns	*12
26	$t_{CWL}$	Write Command to CAS# Lead Time	8		10		10		10		ns	
27	$t_{WCS}$	Write Command Setup Time	0		0		0		0		ns	*9,10
28	$t_{WCH}$	Write Command Hold time	5		6		7		10		ns	



UTRON

UT51C164/UT51L164

Rev. 1.3

256K WORD X 16 BIT EDO DRAM

AC Characteristics (Ta = 0 to 70°C, 5V device : VDD = 5V ± 10%, Vss = 0 V)

AC Characteristics (Ta = 0 to 70°C, 3.3V device : VDD = 3V ± 0.3V, Vss = 0 V)

	Symbol	Parameter	35		40		50		60		unit	
			Min.	Max	Min.	Max	Min.	Max	Min.	Max		
29	t <sub>WP</sub>	Write Pulse Width	5		6		7		10		ns	
30	t <sub>WCR</sub>	Write Command Hold Time from RAS#	25		30		40		50		ns	
31	t <sub>RWL</sub>	Write Command to RAS# Lead Time	11		12		14		15		ns	
32	t <sub>DS</sub>	Data in Setup Time	0		0		0		0		ns	*11
33	t <sub>DH</sub>	Data in Hold Time	5		6		7		10		ns	*11
34	t <sub>WOH</sub>	Write to OE# Hold time	5		6		8		10		ns	*11
35	t <sub>OED</sub>	OE# to Data Delay Time	5		6		8		10		ns	*11
36	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	105		110		130		170		Ns	
37	t <sub>RRW</sub>	Read-Modify-Write Cycle Time RAS# Pulse Width	70		75		85		105		ns	
38	t <sub>CWD</sub>	CAS# to WE# Delay in Read-Modify-Write Cycle	28		30		34		40		ns	*9
39	t <sub>RWD</sub>	RAS# to WE# Delay in Read-Modify-Write Cycle	54		58		68		85		ns	*9
40	t <sub>CRW</sub>	CAS# pulse Width in RMW	46		48		52		65		ns	
41	t <sub>AWD</sub>	Column Address to WE# Delay Time	35		38		42		58		ns	*9
42	t <sub>PC</sub>	EDO Page Mode Read or Write Cycle Time	14		15		19		27		ns	
43	t <sub>CP</sub>	CAS# Precharge Time	4		5		7		10		ns	
44	t <sub>CAR</sub>	Column Address to RAS# Setup Time	18		20		24		30		ns	
45	t <sub>CAP</sub>	Access Time from Column Precharge		20		23		27		34	ns	*4
46	t <sub>DHR</sub>	Data in Hold Time Referenced to RAS#	25		30		40		50		ns	
47	t <sub>CSR</sub>	CAS# Setup Time in CBR Refresh	8		10		10		10		ns	
48	t <sub>RPC</sub>	RAS# to CAS# Precharge Time	0		0		0		0		ns	
49	t <sub>CHR</sub>	CAS# Hold Time in CBR Refresh	8		9		12		15		ns	
50	t <sub>PCM</sub>	EDO Page Mode Cycle Time in RMW	55		60		70		85		ns	
51	t <sub>COH</sub>	Output Hold After CAS# Low	3		3		3		3		ns	
52	t <sub>OES</sub>	OE# Low to CAS# High Setup Time	3		4		6		8		ns	
53	t <sub>OEH</sub>	OE# Hold Time from WE# in RMW Cycle	5		6		8		10		ns	
54	t <sub>OEP</sub>	OE# Pulse Width	8		10		14		18		ns	
55	t <sub>REF</sub>	Refresh Interval (512 Cycles)		8		8		8		8	ms	*14



## Notes:

1.  $t_{RCD}(\text{Max.})$  is specified for reference only. Operation within  $t_{RCD}(\text{Max.})$  limits insures that  $t_{RAC}(\text{Max.})$  and  $t_{CAA}(\text{Max.})$  can be met. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{Max.})$ , the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
2. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for Read Cycle to occur.
3. Measured with a load equivalent to one TTL input and 50pF.
4. Access time is determined by the longest of  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CAP}$ .
5. Assumes that  $t_{RAD} \leq t_{RAD}(\text{Max.})$ . If  $t_{RCD}$  is greater than  $t_{RCD}(\text{Max.})$ ,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}(\text{Max.})$ .
6. Assumes that  $t_{RAD} \leq t_{RAD}(\text{Max.})$ . If  $t_{RCD}$  is greater than  $t_{RCD}(\text{Max.})$ ,  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}(\text{Max.})$ .
7. Assumes that  $t_{RAD} \geq t_{RAD}(\text{Max.})$ .
8. Operation within the  $t_{RAD}(\text{Max.})$  limits ensures that  $t_{RA}$  can be met.  $t_{RAD}(\text{Max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{Max.})$ , the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
9.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
10.  $t_{WCS}(\text{min.})$  must be satisfied in an Early Write Cycle.
11.  $t_{DS}$  and  $t_{DH}$  are referenced to the latter occurrence of CAS# or WE#.
12.  $t_T$  is measured between  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$ . AC-measurements assume  $t_T = 3Ns$ .
13. Assumes a tri-state test load (5pF and a 500Ohm Thevenin equivalent).
14. An initial pause of 200us is required after power-up followed by any 8 CBR or ROR cycles before device operation is achieved.





**Truth Table**

Function	RAS#	LCAS#	UCAS#	WE#	OE#	ADDRESS	DQ0-7	DQ8-15	
Standby	H	H	H	X	X	X	High-Z	High-Z	
Read: Word	L	L	L	H	L	ROW/COL	DQ-OUT		
Read: Lower Byte	L	L	H	H	L	ROW/COL	DQ-OUT	High-Z	
Read: Upper Byte	L	H	L	H	L	ROW/COL	High-Z	DQ-OUT	
Write: Word (Early-Write)	L	L	L	L	X	ROW/COL	DQ-IN		
Write: Lower Byte (Early-Write)	L	L	H	L	X	ROW/COL	DQ-IN	High-Z	
Write: Upper Byte (Early-Write)	L	H	L	L	X	ROW/COL	High-Z	DQ-IN	
Read-Write	L	L	L	H→L	L→H	ROW/COL	DQ-OUT, DQ-IN		*1,2
EDO Page-Mode Read	L	H→L	H→L	H	L	COL	DQ-OUT		*2
EDO Page-Mode Write	L	H→L	H→L	L	X	COL	DQ-IN		*2
EDO Page-Mode Read-Write	L	H→L	H→L	H→L	L→H	COL	DQ-OUT, DQ-IN		*1,2
Hidden Refresh Read	L→H→L	L	L	H	L	ROW/COL	DQ-OUT		*2
Ras#-Only Refresh	L	H	H	X	X	ROW	High-Z		
CBR Refresh	H→L	L	L	X	X	X	High-Z		


Notes:

1. Byte Write cycles LCAS# or UCAS# active.
2. Byte Read cycles LCAS# or UCAS# active.



UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of Read Cycle





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of Early Write Cycle





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of OE-Controlled Write Cycle





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of Read-Modify-Write Cycle





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— EDO Page Mode Read Cycle





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram

— EDO Page Mode Write Cycle











**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— Waveforms of RAS-Only Refresh Cycle




Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of CAS-before-RAS Refresh Counter Test Cycle






**UTRON EDO Mode, X16 (2CAS) Device Timing Diagram**

— Waveforms of CAS-before-RAS Refresh Cycle




Note: WE, OE =  $A_0 - A_8$  = Don't care





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram


— Waveforms of Hidden Refresh Cycle (Read)






UTRON EDO Mode, X16 (2CAS) Device Timing Diagram

— Waveforms of Hidden Refresh Cycle (Write)





UTRON EDO Mode, X16 (2CAS) Device Timing Diagram  
— Waveforms of EDO-Page-Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)





UTRON



UT51C164/UT51L164

Rev. 1.3

256K WORD X 16 BIT EDO DRAM

PACKAGE OUTLINE DIMENSION

40 pin 400mil SOJ Package Outline Dimension



SYMBOL	UNIT	INCH(BASE)	MM(REF)
A		0.148 (MA)	3.759 (MAX)
A1		0.024(MIN)	0.061(MIN)
A2		0.115(MAX)	2.921(MAX)
b1		0.018 (TYP)	0.457(TYP)
b2		0.025 (TYP)	0.635(TYP)
c		0.010 (TYP)	0.254 (TYP)
D		1.025± 0.004	26.035± 0.102
E		0.440± 0.010	11.176± 0.254
E1		0.38 (MAX)	9.652 (MAX)
Eb		0.400± 0.004	10.16± 0.102
e		0.050 (TYP)	1.27 (TYP)
L		0.093± 0.006	2.362± 0.152
y		0.004(MAX)	0.101 (MAX)



Material: Plastics




UTRON

UT51C164/UT51L164

Rev. 1.3

256K WORD X 16 BIT EDO DRAM

40/44 pin 400mil TSOP-II Package Outline Dimension



SYMBOL	UNIT	MM(BASE)
A		1.20 (MAX)
A1		0.10± 0.05
A2		1.00± 0.05
b		0.30~0.45
t		0.13 (TYP)
D		18.41± 0.10
E1		10.16± 0.10
E		11.76± 0.20
e		0.80(TYP)
L		0.50± 0.10
L1		0.80 (REF)
θ		0° ~ 8°





**ORDERING INFORMATION**

PART NO.	ACCESS TIME (ns)	PACKAGE
UT51C164JC-35	35	40PIN SOJ
UT51C164JC-40	40	40PIN SOJ
UT51C164JC-50	50	40PIN SOJ
UT51C164JC-60	60	40PIN SOJ
UT51C164MC-35	35	40PIN TSOP- II
UT51C164MC-40	40	40PIN TSOP- II
UT51C164MC-50	50	40PIN TSOP- II
UT51C164MC-60	60	40PIN TSOP- II
UT51L164JC-35	35	40PIN SOJ
UT51L164JC-40	40	40PIN SOJ
UT51L164JC-50	50	40PIN SOJ
UT51L164JC-60	60	40PIN SOJ
UT51L164MC-35	35	40PIN TSOP- II
UT51L164MC-40	40	40PIN TSOP- II
UT51L164MC-50	50	40PIN TSOP- II
UT51L164MC-60	60	40PIN TSOP- II

**COPYRIGHT NOTICE**

**Disclaimer**

The information contained herein has been carefully prepared by Utron to present as a guidance to the application of Utron's products. Utron has done its best to make this specification correct. However, Utron does not make any warrant, expressly or impliedly, to user free from defects or patent non-infringing of the technologies described in this specification whatever typographical errors, circuit errors, logic errors, design errors . . . ect. which may exist and unaware of by Utron. User shall bear the risk itself and Utron shall not assume any responsibility or liability of any kind of damages arising therefrom.

**Copyright**

The specification is copyrighted by Utron Technology Inc. and subject to any applicable trademark law protection. You are not allowed to reproduce, transmit, transcribe, store in any retrieval system, or translate into any other language, in any form, by any means such as the following but not limit to electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this specification without having a written permission from Utron Technology Inc.