

# MOS INTEGRATED CIRCUIT $\mu$ PD43256B

# 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT

### Description

The  $\mu$ PD43256B is a high speed, low power, and 262, 144 bits (32,768 words by 8 bits) CMOS static RAM. Battery backup is available (L, LL, A, and B versions). And A and B versions are wide voltage operations. The  $\mu$ PD43256B is packed in 28-pin plastic DIP, 28-pin plastic SOP and 28-pin plastic TSOP (I).

#### Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Wide voltage range (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- 2 V data retention
- OE input for easy application

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Standby supply current μΑ (MAX.)	Data retention supply current <sup>Note 1</sup> μA (MAX.)
μPD43256B-L	70, 85	4.5 to 5.5	0 to 70	50	3
μPD43256B-LL	70, 85			15	2
μPD43256B-A	85, 100 <sup>Note 2</sup> , 120 <sup>Note 2</sup>	3.0 to 5.5			
μPD43256B-B <b>Note 2</b>	100, 120, 150	2.7 to 5.5			

Notes 1.  $T_{\text{A}} \leq 40~^{\circ}\text{C},~\text{Vcc}$  = 3 V

**2.** Access time : 85 ns (MAX.) (Vcc = 4.5 to 5.5 V)

#### Version X and P

This data sheet can be applied to the version X and P. Each version is identified with its lot number. Letter X in the fifth character position in a lot number signifies version X, letter P, version P.

<b>NEC</b> D43256B	JAPAN	
000000000		
L ot number		

The information in this document is subject to change without notice.

# **Ordering Information**

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD43256BCZ-70L	28-pin plastic	70	4.5 to 5.5	0 to 70	L Version
μPD43256BCZ-85L	DIP (600 mil)	85			
μPD43256BCZ-70LL		70			LL Version
μPD43256BCZ-85LL		85			
μPD43256BGU-70L	28-pin plastic	70			L Version
μPD43256BGU-85L	SOP (450 mil)	85			
μPD43256BGU-70LL		70			LL Version
μPD43256BGU-85LL		85			
μPD43256BGU-A85		85	3.0 to 5.5		A Version
μPD43256BGU-A10		100			
μPD43256BGU-A12		120			
μPD43256BGU-B10		100	2.7 to 5.5		B Version
μPD43256BGU-B12		120			
μPD43256BGU-B15		150			
μPD43256BGW-70LL-9JL	28-pin plastic	70	4.5 to 5.5		LL Version
μPD43256BGW-85LL-9JL	TSOP (I)	85			
μPD43256BGW-A85-9JL	$(8 \times 13.4 \text{ mm})$ (Normal bent)	85	3.0 to 5.5		A Version
μPD43256BGW-A10-9JL	(Normai bent)	100			
μPD43256BGW-A12-9JL		120			
μPD43256BGW-B10-9JL		100	2.7 to 5.5		B Version
μPD43256BGW-B12-9JL		120			
μPD43256BGW-B15-9JL		150			
μPD43256BGW-70LL-9KL	28-pin plastic	70	4.5 to 5.5		LL Version
μPD43256BGW-85LL-9KL	TSOP (I)	85			
μPD43256BGW-A85-9KL	$(8 \times 13.4 \text{ mm})$ (Reverse bent)	85	3.0 to 5.5		A Version
μPD43256BGW-A10-9KL		100			
μPD43256BGW-A12-9KL		120			
μPD43256BGW-B10-9KL		100	2.7 to 5.5		B Version
μPD43256BGW-B12-9KL		120			
μPD43256BGW-B15-9KL		150			

## Pin Configuration (Marking Side)

**28-pin plastic DIP (600 mil)**  $\mu$ PD43256BCZ

28-pin	plastic	SOP	(450	mil)
$\mu$ PD43	256BGL	J		


A14 O──►		28	O Vcc
A12 O	2	27	<o td="" ₩e<=""></o>
A7 O <b>──►</b>	3	26	<ul> <li>→○ A13</li> </ul>
A6 O <b>──►</b>	4	25	<b>≺</b> −0 A8
A5 O <b>──►</b>	5	24	<b></b> ○ A9
A4 O <b>──►</b>	6	23	<b>-</b> −0 A11
A3 O <b>──►</b>	7	22	
A2 O►	8	21	<b>-</b> →○A10
A1 O──►	9	20	○ <del>cs</del>
A0 O►	10	19	<b></b> ○ I/O8
I/O1 ○ <del></del>	11	18	<b></b> 0 I/07
I/O2 ○ <del></del>	12	17	<b></b> ○ I/O6
I/O3 ○◄━►	13	16	<b></b> ○ I/O5
	14	15	<b></b> ○ I/O4

A0 - A14	:	Address inputs
I/O1 - I/O8	:	Data inputs/outputs
CS	:	Chip Select
WE	:	Write Enable
OE	:	Output Enable
Vcc	:	Power supply
GND	:	Ground

28-pin plastic TSOP (I) (8 × 13.4 mm) (Normal bent)

 $\mu$ PD43256BGW-9JL


$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccc} A5 & \bigcirc & & 12 \\ A4 & \bigcirc & & 13 \\ A3 & \bigcirc & & 14 \end{array}$	17 <del>-</del> −−○ A0 16 <del>-</del> −−○ A1 15 <del>-</del> −−○ A2



μPD43256BGW-9KL



## **Block Diagram**



## Truth Table

CS	ŌĒ	WE	Mode	I/O	Supply current
н	×	×	Not selected	High impedance	lsв
L	н	н	Output disable		Ісса
L	×	L	Write	DIN	
L	L	н	Read	Dout	

Remark ×: Don't care

#### **Electrical Characteristics**

#### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 <sup>Note</sup> to +7.0	V
Input/Output voltage	Vτ	-0.5 <sup>Note</sup> to Vcc + 0.5	V
Operating ambient temperature	TA	0 to 70	°C
Storage temperature	Tstg	-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width 50 ns)

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Parameter	Symbol	μPD432566 μPD432566 μPD432566		μPD43256B-A		μPD432	Unit		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Supply voltage	Vcc	4.5	5.5	3.0	5.5	2.7	5.5	V	
High level input voltage	Vін	2.2	Vcc + 0.5	2.2	Vcc + 0.5	2.2	Vcc + 0.5	V	
Low level input voltage	Vil	-0.3Note	+0.8	-0.3Note	+0.5	-0.3Note	+0.5	V	
Operating ambient temperature	TA	0	70	0	70	0	70	°C	

Note -3.0 V (MIN.) (Pulse width 50 ns)

		<b>T</b> (1)	μPD	43256	6B-L	μPD			
Parameter	Symbol	Test conditions M		TYP.	MAX.	MIN.	TYP.	MAX.	Unit
Input leakage current	Iц	$V_{IN} = 0 V to V_{CC}$	-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	Ilo		-1.0		+1.0	-1.0		+1.0	μA
Operating supply current	ICCA1	$\overline{CS}$ = V <sub>IL</sub> , Minimum cycle time, I <sub>VO</sub> = 0 mA			45			45	mA
	ICCA2	$\overline{\text{CS}}$ = VIL, II/0 = 0 mA			10			10	
	Іссаз	$\label{eq:cs} \begin{split} \overline{CS} &\leq 0.2 \text{ V}, \text{ Cycle} = 1 \text{ MHz}, \\ I_{\text{I/O}} &= 0 \text{ mA} \\ V_{\text{IL}} &\leq 0.2 \text{ V}, \text{ V}_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V} \end{split}$			10			10	
Standby supply current	lsв	CS = VIH			3			3	mA
	ISB1	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$		1.0	50		0.5	15	μΑ
High level output voltage	Vон1	Іон = -1.0 mA	2.4			2.4			V
	Vон2	Іон = -0.1 mA	Vcc-0.5			Vcc-0.5			
Low level output voltage	Vol	lol = 2.1 mA			0.4			0.4	V

## DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

Remarks 1. VIN: Input voltage

2. These DC Characteristics are in common regardless of package types.

## DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

	Description	Quarter	<b>T</b>			μPC	43256	SB-A	μPD	11.24		
	Parameter	Symbol	Test conditions			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	Unit
	Input leakage current	Iu	$V_{IN} = 0 V to V_{CC}$			-1.0		+1.0	-1.0		+1.0	μA
	I/O leakage current	Ilo	$\frac{V_{I/O} = 0 V \text{ to } V_{CC}}{CS} = V_{IH} \text{ or } WE =$	Vil	or $\overline{OE} = V_{IH}$	-1.0		+1.0	-1.0		+1.0	μA
*	Operating supply current	ICCA1	Minimum cycle time, $\mu$ PD432		043256B-A85 043256B-A10 043256B-A12			45			_	mA
				μPD43256B-B1 μPD43256B-B1 μPD43256B-B1 μPD43256B-B1				_			45	
					$Vcc \le 3.3 V$			_			20	
		ICCA2	$\overline{\text{CS}}$ = VIL, II/O = 0 r	nA				10			10	
					$V\text{cc} \leq 3.3 \text{ V}$			_			5	
		Іссаз	$\overline{\text{CS}} \le 0.2 \text{ V}, \text{ Cycle}$ II/0 = 0 mA, VIL $\le 0$					10			10	
			$V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V}$		$Vcc \le 3.3 V$			_			5	
	Standby supply current	lsв	CS = VIH					3			3	mA
					$V\text{cc} \leq 3.3~\text{V}$			_			2	
		ISB1	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$				0.5	15		0.5	15	μA
					$Vcc \le 3.3 V$			_		0.5	10	
	High level output voltage	Voh1	Іон = -1.0 mA, Vc			2.4			2.4			V
			Iон = -0.5 mA, Vc	Iон = $-0.5$ mA, Vcc < $4.5$ V		2.4			2.4			
		Vон2	Iон = -0.1 mA									
			Iон = -0.02 mA			Vcc-0.1			Vcc-0.1			
	Low level output voltage	Vol	lo∟ = 2.1 mA, Vcc					0.4			0.4	V
			lo∟ = 1.0 mA, Vcc	< 4.	5 V			0.4			0.4	
		Vol1	lol = 0.02 mA					0.1			0.1	

Remarks 1. VIN: Input voltage

2. These DC characteristics are in common regardless of package types.

## Capacitance (T<sub>A</sub> = 25 $^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			5	рF
Input/Output capacitance	Cı/o	V <sub>1/0</sub> = 0 V			8	pF

#### Remarks 1. VIN: Input voltage

2. These parameters are periodically sampled and not 100 % tested.

#### AC Characteristics (Recommended operating conditions unless otherwise noted)


#### **AC Test Conditions**

#### Input waveform (Rise/fall time $\leq$ 5 ns)


Input pulse levels

0.8 V to 2.2 V: µPD43256B-L, 43256B-LL

0.5 V to 2.2 V: µPD43256B-A, 43256B-B



**Output waveform** 




#### **Output load**

μPD43256B-A, 43256B-B : 1TTL + 100 pF

μPD43256B-L, 43256B-LL:

AC characteristics with notes should be measured with the output load shown in **Figure 1** and **Figure 2**.



**Remark** CL includes capacitances of the probe and jig, and stray capacitances.

#### ★ Read Cycle (1/2)

			$Vcc \ge 4.5 V$					
Parameter	Symbol	μPD432	256B-70	μPD43256B-85 μPD43256B-A8 μPD43256B-B	35/A10/A12	Unit	Condition	
		MIN.	MAX.	MIN.	MAX.			
Read cycle time	trc	70		85		ns		
Address access time	taa		70		85	ns	Note 1	
CS access time	tacs		70		85	ns		
OE access time	toe		35		40	ns		
Output hold from address change	tон	10		10		ns		
$\overline{\text{CS}}$ to output in low impedance	tc∟z	10		10		ns	Note 2	
OE to output in low impedance	tolz	5		5		ns		
$\overline{\text{CS}}$ to output in high impedance	tснz		30		30	ns		
OE to output in high impedance	tонz		30		30	ns		

Notes 1. See the output load shown in Figure 1 except for  $\mu$ PD43256B-A, 43256B-B.

2. See the output load shown in Figure 2 except for  $\mu$ PD43256B-A, 43256B-B.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


#### ★ Read Cycle (2/2)

				Vcc ≥	3.0 V					Vcc ≥	2.7 V	_			
Parameter	Symbol	μPD432	56B-A85	μPD4325	56B-A10	μPD432	56B-A12	μPD432	56B-B10	μPD432	56B-B12	μPD432	56B-B15	Unit	Con- dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	taa		85		100		120		100		120		150	ns	Note
CS access time	tacs		85		100		120		100		120		150	ns	
OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
CS to output in low impedance	tcLz	10		10		10		10		10		10		ns	
OE to output in low impedance	tolz	5		5		5		5		5		5		ns	
$\overline{\text{CS}}$ to output in high impedance	tснz		35		35		40		35		40		50	ns	
OE to output in high impedance	tонz		35		35		40		35		40		50	ns	

Note Loading condition is 1TTL + 100 pF.

Remark These AC characteristics are in common regardless of package types and L, LL versions.

## Read Cycle Timing Chart



**Remark** In read cycle, WE should be fixed to high level.

#### ★ Write Cycle (1/2)

	Symbol		$Vcc \ge 4.5 V$					
Parameter		μPD432	256B-70	μPD43256B-85 μPD43256B-A8 μPD43256B-B <sup>2</sup>	Unit	Condition		
		MIN.	MAX.	MIN.	MAX.			
Write cycle time	twc	70		85		ns		
$\overline{\text{CS}}$ to end of write	tcw	50		70		ns		
Address valid to end of write	taw	50		70		ns		
Write pulse width	twp	55		60		ns		
Data valid to end of write	tow	30		35		ns		
Data hold time	tон	0		0		ns		
Address setup time	tas	0		0		ns		
Write recovery time	twr	0		0		ns		
WE to output in high impedance	twнz		30		30	ns	Note	
Output active from end of write	tow	10		10		ns	]	

**Note** See the output load shown in **Figure 2** except for  $\mu$ PD43256B-A, 43256B-B.

**Remark** These AC characteristics are in common regardless of package types and L, LL versions.


#### ★ Write Cycle (2/2)

			Vcc ≥	3.0 V			Vcc ≥ 2.7 V						Con		
Parameter	Symbol	μPD4325	56B-A85	μPD4325	ιPD43256B-A10 μPD43256B-A12 μ		μPD432	μPD43256B-B10 μPD43256B-B12		μPD43256B-B15		Unit	Con- dition		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		annon
Write cycle time	twc	85		100		120		100		120		150		ns	
CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to end of write	taw	70		70		90		70		90		100		ns	
Write pulse width	twp	60		60		80		60		80		90		ns	
Data valid to end of write	tow	60		60		70		60		70		80		ns	
Data hold time	tон	0		0		0		0		0		0		ns	
Address setup time	tas	0		0		0		0		0		0		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
WE to output in high impedance	twнz		30		35		40		35		40		50	ns	Note
Output active from end of write	tow	10		10		10		10		10		10		ns	

**Note** Loading condition is 1TTL + 100 pF.

**Remark** These AC characteristics are in common regardless of package types and L, LL versions.


#### Write Cycle Timing Chart 1 (WE Controlled)



#### Cautions 1. $\overline{CS}$ or $\overline{WE}$ should be fixed to high level during address transition.

- 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- **Remarks 1.** Write operation is done during the overlap time of a low level  $\overline{CS}$  and a low level  $\overline{WE}$ .
  - When WE is at low level, the I/O pins are always high impedance. When WE is at high level, read operation is executed. Therefore OE should be at high level to make the I/O pins high impedance.
  - 3. If  $\overline{CS}$  changes to low level at the same time or after the change of  $\overline{WE}$  to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 (CS Controlled)



- Cautions 1.  $\overline{CS}$  or  $\overline{WE}$  should be fixed to high level during address transition.
  - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

**Remark** Write operation is done during the overlap time of a low level  $\overline{CS}$  and a low level  $\overline{WE}$ .

#### Low Vcc Data Retention Characteristics

#### L Version ( $\mu$ PD43256B-L: T<sub>A</sub> = 0 to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$	2.0		5.5	V
Data retention supply current	ICCDR	Vcc = 3.0 V, $\overline{CS} \ge$ Vcc - 0.2 V		0.5	20 <sup>Note</sup>	μΑ
Chip deselection to data retention mode	<b>t</b> CDR		0			ns
Operation recovery time	tR		5			ms

**Note** 3  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C)


## LL Version ( $\mu$ PD43256B-LL: T<sub>A</sub> = 0 to 70 °C) A Version ( $\mu$ PD43256B-A: T<sub>A</sub> = 0 to 70 °C)

B Version ( $\mu$ PD43256B-B: T<sub>A</sub> = 0 to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr	$\overline{CS} \ge V_{CC} - 0.2 V$	2.0		5.5	V
Data retention supply current	Iccdr	$Vcc = 3.0 \text{ V}, \overline{CS} \ge Vcc - 0.2 \text{ V}$		0.5	7Note	μΑ
Chip deselection to data retention mode	<b>t</b> CDR		0			ns
Operation recovery time	tR		5			ms

Note 2  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C), 1  $\mu$ A (T<sub>A</sub>  $\leq$  25 °C)

#### **Data Retention Timing Chart**





Note A Version: 3.0 V, B Version: 2.7 V


**Remark** The other pins (address,  $\overline{OE}$ ,  $\overline{WE}$ , I/Os) can be in high impedance state.

## Package Drawings

# 28 PIN PLASTIC DIP (600 mil)








#### NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
А	38.10 MAX.	1.500 MAX.
В	2.54 MAX.	0.100 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	1.2 MIN.	0.047 MIN.
G	3.6±0.3	0.142±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
К	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
Ν	0.25	0.01
R	0 ~ 15°	0 ~ 15°
		000 400 000 44 4

P28C-100-600A1-1

# 28 PIN PLASTIC SOP (450 mil)




#### NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
А	19.05 MAX.	0.750 MAX.
В	1.27 MAX.	0.050 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	$0.016^{+0.004}_{-0.005}$
Е	0.2±0.1	$0.008 \pm 0.004$
F	3.0 MAX.	0.119 MAX.
G	2.55±0.1	$0.100^{+0.005}_{-0.004}$
Н	11.8±0.3	$0.465^{+0.012}_{-0.013}$
I	8.4±0.1	$0.331^{+0.004}_{-0.005}$
J	1.7±0.2	0.067±0.008
к	$0.20^{+0.07}_{-0.03}$	$0.008^{+0.003}_{-0.002}$
L	0.7±0.2	$0.028^{+0.008}_{-0.009}$
М	0.12	0.005
N	0.10	0.004
Р	5°±5°	5°±5°
		D29CU 50 450A 4


P28GU-50-450A-1


# 28PIN PLASTIC TSOP ( I ) (8×13.4)













#### NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.4mm MAX. <0.331 inch MAX.>)


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.6 MAX.	0.024 MAX.
С	0.55 (T.P.)	0.022 (T.P.)
D	$0.22^{+0.08}_{-0.07}$	0.009±0.003
G	1.0	0.039
Н	12.4±0.2	0.488±0.008
I	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
к	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.08	0.003
Ν	0.10	0.004
Р	13.4±0.2	$0.528^{+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+7° -3°	3°+7° -3°
S	1.2 MAX.	0.048 MAX.
		P28GW-55-9JL-1


# 28PIN PLASTIC TSOP (I) (8×13.4)





detail of lead end





#### NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.4mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
А	8.0±0.1	0.315±0.004
В	0.6 MAX.	0.024 MAX.
С	0.55 (T.P.)	0.022 (T.P.)
D	$0.22^{+0.08}_{-0.07}$	0.009±0.003
G	1.0	0.039
Н	12.4±0.2	0.488±0.008
I	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
к	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.08	0.003
N	0.10	0.004
Р	13.4±0.2	$0.528^{+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+7° -3°	3°+7° -3°
S	1.2 MAX.	0.048 MAX.
		P28GW-55-9KL-1

#### **Recommended Soldering Conditions**

The following conditions (See table below) must be met when soldering  $\mu$ PD43256B. For more details, refer

to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

#### **Types of Surface Mount Device**

 $\mu$ PD43256BGU: 28-pin plastic SOP (450 mil)  $\mu$ PD43256BGW-9JL: 28-pin plastic TSOP (I) (8 × 13.4 mm) (Normal bent)  $\mu$ PD43256BGW-9KL: 28-pin plastic TSOP (I) (8 × 13.4 mm) (Reverse bent) Please consult with our sales offices.

Type of Through Hole Mount Device

## $\mu$ PD43256BCZ: 28-pin plastic DIP (600 mil)

Soldering process	Soldering conditions
Wave soldering (only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or below
Partial heating method	Terminal temperature: 300 °C or below, Time: 3 seconds or below (Per one lead)

Caution Do not jet molten solder on the surface of package.

[MEMO]

# NOTES FOR CMOS DEVICES -

## **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. [MEMO]

NEC

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a

customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.