STV8162

+5 V, +5 V and +8 V triple voltage regulator with disable and reset functions

Features

- Input voltage range between 7 V and 18 V
- Output currents up to 600 mA
- Fixed precision output 1 voltage of 5 V ± 2%
- Fixed precision output 2 voltage of 5 V ± 2%
- Fixed precision output 3 voltage of 8 V ± 2%
- Output 1 with reset facility
- Outputs 2 and 3 can be disabled by digital input
- Short circuit protection on each output
- Thermal protection
- Low dropout voltages

Figure 1. STV8162 and STV8162D



Clipwatt 11



Power DIP18 (9 + 9)

Description

The STV8162 and STV8162D are monolithic triple positive voltage regulators designed to provide three fixed precision output voltages of 5 V, 5 V and 8 V for currents up to 0.6 A.

An internal reset circuit generates a reset pulse when the voltage of output 1 drops below the regulated voltage value.

Outputs 2 and 3 can be disabled by a digital input.

Short-circuit and thermal protections are included in all versions.

Table 1. Device summary

Order code	Packaging
STV8162	Tray
STV8162D	Tray



Contents

1 Description

Figure 2. STV8162 block diagram



Figure 3. STV8162D block diagram



2 Electrical characteristics

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN}	DC input voltage at pins INPUT1, INPUT2 and INPUT3	20	V
V_{DIS}	Disable input voltage at pin $\overline{DISABLE}$	20	V
V_{RST}	Output voltage at pin $\overline{RESET}$	20	V
I_{OUTPUT}	Output currents	Internally limited	
P_t	Power dissipation	Internally limited	
T_{STG}	Storage temperature	-65 to +150	°C
T_J	Junction temperature	0 to +150	°C

Table 3. Thermal data

Symbol	Parameter		Value	Unit
R_{thJC}	Junction-to-case thermal resistance	STV8162 STV8162D	3 15	°C/W
R_{thJA}	Junction-to-ambient thermal resistance (1)	STV8162 STV8162D	≥10 56	°C/W
T_J	Maximum recommended junction temperature		140	°C
T_{OPER}	Operating free air temperature range		0 to +70	°C

1. Mounted on board. For more information, refer to *Section 5*.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{OUT1}	Output voltage	I_{OUT1} = 10 mA	4.90	5.00	5.10	V
V_{OUT2}	Output voltage	I_{OUT2} = 10 mA	4.90	5.00	5.10	V
V_{OUT3}	Output voltage	I_{OUT3} = 10 mA	7.84	8.00	8.16	V
V_{OUT1}	Output voltage	7 V < V_{IN1} < 12 V 5 mA < I_{OUT1} < 600 mA	4.80		5.20	V
V_{OUT2}	Output voltage	7 V < V_{IN2} < 12 V 5 mA < I_{OUT2} < 600 mA	4.80		5.20	V
V_{OUT3}	Output voltage	10 V < V_{IN3} < 15 V 5 mA < I_{OUT3} < 600 mA	7.68		8.32	V
V_{IO1}	Dropout voltage	I_{OUT1} = 0.6 A		1	1.4	V
V_{IO2}	Dropout voltage	I_{OUT2} = 0.6 A		1	1.4	V
V_{IO3}	Dropout voltage	I_{OUT3} = 0.6 A		1	1.4	V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{OUT1LI}	Line regulation	7 V < V_{IN1} < 12 V, I_{OUT1} = 200 mA			50	mV
V_{OUT2LI}	Line regulation	7 V < V_{IN2} < 12 V, I_{OUT2} = 200 mA			50	mV
V_{OUT3LI}	Line regulation	10 V < V_{IN3} < 15 V, I_{OUT3} = 200 mA			80	mV
V_{OUT1LO}	Load regulation	5 mA < I_{OUT1} < 600 mA			100	mV
V_{OUT2LO}	Load regulation	5 mA < I_{OUT2} < 600 mA			100	mV
V_{OUT3LO}	Load regulation	5 mA < I_{OUT3} < 600 mA			160	mV
I_Q	Quiescent current	I_{OUT1} = 10 mA Outputs 2 and 3 disabled		2.2	3.0	mA
V_{O1RST}	Reset threshold voltage	K = V_{OUT1}	K-0.4	K-0.25	K-0.10	V
V_{RTH}	Reset threshold hysteresis	See circuit description.	30	75	120	mV
t_{RD}	Reset pulse delay	C_e = 100 nF See circuit description.		25		ms
V_{RL}	Saturation voltage in reset condition	$I_{\overline{RESET}}$ = 5 mA			0.4	V
I_{RH}	Leakage current in normal condition, at $\overline{RESET}$ pin	$V_{\overline{RESET}}$ = 10 V			10	µA
K_{OUT1} K_{OUT2} K_{OUT3}	Output voltage thermal drift	T_J = 0 to 125°C $K_{OUT} = \frac{\Delta V_{OUT}}{\Delta T \cdot V_{OUT}} \cdot 10^6$		100		ppm/°C
I_{OUT1SC}	Short circuit output current	V_{IN1} = 7 V	0.8	1.3	1.8	A
I_{OUT2SC}	Short circuit output current	V_{IN1} = 7 V	0.8	1.3	1.8	A
I_{OUT3SC}	Short circuit output current	V_{IN3} = 10 V	0.8	1.3	1.8	A
V_{DISH}	Voltage high level at $\overline{DISABLE}$ pin (Outputs 2 and 3 active)		2			V
V_{DISL}	Voltage low level at $\overline{DISABLE}$ pin (Outputs 2 and 3 disabled)				0.8	V
I_{DIS}	Bias current at $\overline{DISABLE}$ pin	0 V < $V_{\overline{DISABLE}}$ < 7 V	-100		2	µA
T_{JSD}	Junction temperature for thermal shutdown			150		°C
T_{SDH}	Thermal shutdown temperature hysteresis			15		°C

3 Circuit description

The STV8162 and STV8162D are triple-voltage regulators with reset and disable functions.

The three regulation parts are supplied from a single voltage reference circuit trimmed by zener zapping during EWS testing. Since the supply voltage of this voltage reference is connected to pin INPUT1 (V_{IN1}), the second and third regulators will not work if pin INPUT1 is not supplied.

The output stages are designed using a Darlington configuration with a typical dropout voltage of 1.0 V.

In all applications, all three inputs must be polarized. If outputs 2 or 3 are not used, the corresponding inputs must be connected to Input 1.

The disable circuit will switch off pins OUTPUT2 and OUTPUT3 if a voltage less than 0.8 V is applied to pin $\overline{\text{DISABLE}}$.

The reset circuit checks the voltage at pin OUTPUT1. If this voltage drops below V_{OUT1}-0.25 V (4.75 V Typ.), the "a" comparator (*Figure 4*) rapidly discharges the external capacitor (Ce) and the reset output immediately switches to low. When the voltage at pin OUTPUT1 exceeds V_{OUT1}-0.175 V (4.825 V Typ.), the V_{Ce} voltage increases linearly to the reference voltage (V_{REF} = 2.5 V) corresponding to a reset pulse delay (t_{RD})as shown in *Figure 5*.

$$t_{RD} = \frac{C_e \times 2.5V}{10\mu A}$$

Afterwards, the reset output returns to high. To avoid glitches in the reset output, the second comparator "b" has a large hysteresis (1.9 V).

4 Application diagrams

Figure 4. Reset diagram



Figure 5. Internal reset diagram



Figure 6. STV8162 typical application



Figure 7. STV8162D typical application



5 Power dissipation and layout indications

The power is mainly dissipated by the three device buffers. It can be calculated by the equation:

$P = (V_{IN1}\text{-}V_{OUT1}) \times I_{OUT1} + (V_{IN2}\text{-}V_{OUT2}) \times I_{OUT2} + (V_{IN3}\text{-}V_{OUT3}) \times I_{OUT3}$

The following table lists the different R_{thJA} values of these packages with or without a heat sink and the corresponding maximum power dissipation assuming:

- Maximum ambient temperature = 70° C
- Maximum junction temperature = 140° C

Table 5. Power dissipation

Device	Heat Sink	R_{thJA} in °C/W	P_{MAX} in W
STV8162	No	50	1.4
	Yes	15	4.6
STV8162D	No	56 to 40	1.25 to 1.75
	Yes	32	2.2

Figure 8. Thermal resistance (junction-to-ambient) of DIP18 package without heatsink



Figure 9. Metal plate mounted near STV8162D for heatsinking



6 Package mechanical data

Figure 10. 11-pin plastic Clipwatt package



Table 6. 11-pin plastic Clipwatt package dimensions

Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			3.20			0.126
B			1.05			0.041
C		0.15			0.006	
D		1.50			0.059	
E	0.49	0.55		0.019	0.002	
F	0.80		0.91	0.031		0.036
G	1.57	1.70	1.83	0.062	0.067	0.072
H1		12.00			0.480	
H2		18.60			0.732	
H3	19.85			0.781		
L		17.90			0.700	
L1		14.45			0.569	
L2	10.70	11.00	11.20	0.421	0.433	0.441
L3		5.50			0.217	

Table 6. 11-pin plastic Clipwatt package dimensions (continued)

Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
M		2.54			0.100	
M1		2.54			0.100	
	Number of pins					
N	11					

Figure 11. 18-pin plastic dual in-line power package



Table 7. 18-pin pastic dual in-line power package dimensions

Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.33			0.210
A1	0.38			0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
b3	0.76	0.99	1.14	0.030	0.039	0.045
c	0.20	0.25	0.36	0.008	0.010	0.014
D	22.35	22.86	23.37	0.880	0.900	0.920

Table 7. 18-pin pastic dual in-line power package dimensions (continued)

Dim.	mm			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
D1	0.13			0.005		
e		2.54			0.100	
eB			10.92			0.430
E	7.62	7.87	8.26	0.300	0.310	0.325
E1	6.10	6.35	7.11	0.240	0.250	0.280
L	2.92	3.30	3.81	0.115	0.130	0.150

6.1 Environmentally-friendly packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance.

ECOPACK specifications, grade definitions and product status are available at: *www.st.com.* ECOPACK is an ST trademark.

7 Revision history

Table 8. Document revision history

Date	Revision	Changes
January 2000	0.2	Initial release.
November 2002	0.3	Addition of PDIP18 pakage
04-Mar-2009	2.0	New template applied, *Section 6.1* added

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com