

+3.3V Low Power Slew Rate Limited Half-Duplex RS-485 Transceiver

- RS-485 and RS-422 Transceiver
- Operates from a single +3.3V supply
- Interoperable with +5.0V logic
- Driver/Receiver Enable
- Low Power Shutdown Mode
- -7V to +12V Common-Mode Input Voltage Range
- Allows up to 32 transceivers on the serial bus
- Compatibility with the industry standard 75176 pinout
- Driver Output Short-Circuit Protection
- Slew Rate Limited Driver for Low EMI (SP3483)



Now Available in Lead Free Packaging

DESCRIPTION

The **SP3483** device is part of a family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. This device is pin-to-pin compatible with the **Sipex SP483** device as well as popular industry standards. The **SP3483** features **Sipex's** BiCMOS process, allowing low power operation without sacrificing performance. The **SP3483** is internally slew rate limited to reduce EMI and can meet the requirements of RS-485 and RS-422 up to 250kbps.

TRUTH TABLES

I	NPUT	S		OUTF	PUTS
RE	DE	DI	LINE CONDITION	В	A
X	1	1	No Fault	0	1
X	1	0	No Fault	1	0
X	0	X	X	Z	Z

Table 1. Transmit Function Truth Table

INP	UTS		OUTPUTS
RE	DE	A - B	R
0	0	+0.2V	1
0	0	-0.2V	0
0	0	Inputs Open	1
1	0	X	Z

Table 2. Receive Function Truth Table

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc} Input Voltages		+6.0V				
	Logic	0.3V to +6.0V				
	Drivers					
	Receivers	±15V				
Output Voltages						
	Drivers	±15V				
	Receivers	0.3V to +6.0V				
Storage Temperat	ture	65°C to +150°C				
Power Dissipation per package						
8-pin NSOIC (dera	ate 6.14mW/°C above +70°C).	500mW				
8-pin PDIP (derate	e 11.8mW/°C above +70°C)	1000mW				



ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.


ELECTRICAL CHARACTERISTICS

 T_{total} to T_{total} and $V_{\text{co}} = +3.3V \pm 5\%$ unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER					
DC Characteristics					
Differential Output Voltage	GND		V _{cc}	Volts	Unloaded; R = ∞; Figure 1
Differential Output Voltage	2		V _{cc}	Volts	with load; $R = 50\Omega$; (RS-422); Figure 1
Differential Output Voltage	1.5		V _{cc}	Volts	with load; $R = 27\Omega$; (RS-485); Figure 1
Change in Magnitude of Driver					
Differential Output Voltage for Complimentary States			0.2	Volts	$R = 27\Omega$ or $R = 50\Omega$; Figure 1
Driver Common-Mode			0.2	VOILS	R = 2752 of R = 3052, Figure 1
Output Voltage			3	Volts	$R = 27\Omega$ or $R = 50\Omega$; Figure 1
Input High Voltage	2.0			Volts	Applies to DE, DI, RE
Input Low Voltage			0.8	Volts	Applies to DE, DI, RE
Input Current			±10	μΑ	Applies to DE, DI, RE
Driver Short-Circuit Current					• •
V _{OUT} = HIGH			±250	mA	-7V ≤ V _O ≤ +12V
V _{OUT} = LOW			±250	mA	-7V ≤ V _O ≤ +12V
DRIVER					
AC Characteristics					
Maximum Data Rate	250			kbps	$\overline{RE} = V_{CC}$, $DE = V_{CC}$
Driver Input to Output t	400	900	1500		Figures 2 and 9
Driver Input to Output, t _{PLH}	400	900	1500	ns	Figures 2 and 8
Driver Input to Output, t _{PHL}	400	900	1500	ns	Figures 2 and 8
2opar to outpar, tpHL					, iguies 2 and s
Differential Driver Skew		10		ns	t _{DO1} - t _{DO2} <i>Figures 2 and 9</i>
Driver Rise or Fall Time		700	1000	ns	From 10% to 90% Figures 3 and 9
Driver Enable to Output High		700	1300	ns	Figures 4 and 10
Driver Enable to Output Low		690	1300	ns	Figures 5 and 10
Driver Disable Time from Low		80	120	ns	Figures 5 and 10
Driver Disable Time from High		90	120	ns	Figures 4 and 10
RECEIVER					
DC Characteristics				,, ,,	7)/)/
Differential Input Threshold	-0.2	20	+0.2	Volts	-7V ≤ V _{CM} ≤ +12V
Input Hysteresis	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	20		mV Volto	$V_{CM} = 0V$
Output Voltage High Output Voltage Low	V _{CC} -0.4		0.4	Volts Volts	$V_{ID} = +200 \text{mV}, -1.5 \text{mA}$
Three-State (High Impedance)			0.4	VOIIS	$V_{ID} = -200 \text{mV}, 2.5 \text{mA}$
Output Current			<u>+</u> 1	μА	$0V \le V_O \le V_{CC}$; RE = V_{CC}
Input Resistance	12	15	<u>-</u> '	kΩ	-7V ≤ V _{0.1} ≤ +12V
Input Current (A, B); V _{IN} = 12V	'-		1.0	mA	$-7V \le V_{CM} \le +12V$ DE = 0V, $V_{CC} = \overline{0V}$ or 3.6V, $V_{IN} = 12V$ DE = 0V, $V_{CC} = 0V$ or 3.6V, $V_{IN} = -7V$
Input Current (A, B); V _{IN} = -7V			-0.8	mA	$DE = 0V, V_{CC} = 0V \text{ or } 3.6V, V_{IN} = -7V$
Short-Circuit Current	7		60	mA	0V ≤ V _{CM} ≤ V _{CC}

 T_{MIN} to T_{MAX} and V_{CC} = +3.3V ± 5% unless otherwise noted.

PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER					
AC Characteristics Maximum Data Rate Receiver Input to Output, t _{PLH}	250 35	70	120	kbps ns	RE = 0V, DE = 0V Figures 6 and 11
Receiver Input to Output, t _{PHL}	35	70	120	ns	Figures 6 and 11
Differential Receiver Skew		50		ns	t _{RSKEW} = t _{RPHL} - t _{RPLH} Figures 6 and 11
Receiver Enable to Output Low Receiver Enable to Output High Receiver Disable from Low Receiver Disable from High		45 45 45 45	70 70 70 70	ns ns ns	Figures 7 and 12; S_1 closed, S_2 open Figures 7 and 12; S_2 closed, S_1 open Figures 7 and 12; S_1 closed, S_2 open Figures 7 and 12; S_2 closed, S_1 open
Shutdown Timing Time to Shutdown Driver Enable from Shutdown to Output High Driver Enable from Shutdown to Output Low Receiver Enable from Shutdown to Output High Receiver Enable from Shutdown to Output Low	50	200	600 2000 2000 2500 2500	ns ns ns ns	$\overline{\text{RE}}$ = 5V, DE = 0V Figures 4 and 10 Figures 5 and 10 Figures 7 and 12; S ₂ closed, S ₁ open Figures 7 and 12; S ₁ closed, S ₂ open
POWER REQUIREMENTS Supply Current No Load Shutdown Mode		350 250	650 10	μΑ μΑ μΑ	\overline{RE} , DI = 0V or V_{CC} ; DE = V_{CC} \overline{RE} = 0V, \overline{DI} = 0V or V_{CC} ; DE = 0V DE = 0V, \overline{RE} = V_{CC}



SP3483 Pinout (Top View)

DESCRIPTION

The **SP3483** device is part of a family of +3.3V low power half-duplex transceivers that meet the specifications of the RS-485 and RS-422 serial protocols. The device is pin-to-pin compatible with the Sipex **SP483** device as well as popular industry standards. The **SP3483** features **Sipex's** BiCMOS process allowing low power operation without sacrificing performance.

Drivers

The driver outputs of the **SP3483** are differential outputs meeting the RS-485 and RS-422 standards. The typical voltage output swing with no load will be 0 Volts to +3.3 Volts. With a loading of 54Ω across the differential outputs, the drivers maintain greater than 1.5V voltage levels. The drivers have an enable control line which is active HIGH. A logic HIGH on DE (pin 3) will enable the differential driver outputs. A logic LOW on DE (pin 3) will force the driver outputs into high impedance (high-Z).

The **SP3483** has internally slew rate limited driver outputs to minimize EMI. The tranceivers will operate up to 250kbps. The 250mA I_{SC} maximum limit on the driver output allows the **SP3483** to withstand an infinite short circuit over the -7.0V to +12.0V common mode range without catastrophic damage to the IC.

PIN FUNCTION

Pin 1 – RO – Receiver Output.

Pin $2 - \overline{RE}$ – Receiver Output Enable Active LOW.

Pin 3 – DE – Driver Output Enable Active HIGH.

Pin 4 – DI – Driver Input.

Pin 5 – GND – Ground Connection.

 $Pin\ 6-A-Driver\ Output/Receiver\ Input$

Non-inverting.

Pin 7 – B – Driver Output/Receiver Input Inverting.

Pin 8 – Vcc – Positive Supply $+3.00V < V_{CC} < +3.60V$

Receivers

The **SP3483** receiver has differential inputs with an input sensitivity as low as $\pm 200 \text{mV}$. Input impedance of the receivers is typically $15 \text{k}\Omega$ ($12 \text{k}\Omega$ minimum). A wide common mode range of -7V to +12V allows for large ground potential differences between systems. The receiver of the **SP3483** has a high impedance (high-z) enable control pin. A logic LOW on $\overline{\text{RE}}$ (pin 2) will enable the receiver, a logic HIGH on $\overline{\text{RE}}$ (pin 2) will disable the receiver.

The receiver of the **SP3483** will operate up to 250kbps. The receiver is equipped with a fail-safe feature that guarantees the receiver output will be in a HIGH state when the input is left unconnected.

Shutdown Mode

The **SP3483** is equipped with a Shutdown mode. To enable the Shutdown state, both the driver and receiver must be disabled simultaneously. A logic LOW on DE (pin 3) and a logic HIGH on RE (pin 2) will put the **SP3483** into Shutdown mode. In Shutdown, supply current will drop to typical $1\mu A$, $10\mu A$ maximum.




Figure 1. Driver DC Test Load Circuit




Figure 3. Driver Differential Output Delay and Transition Time Circuit




Figure 5. Driver Enable and Disable Timing Circuit, Output LOW




Figure 7. Receiver Enable and Disable Timing Circuit




Figure 2. Driver Propagation Delay Test Circuit




Figure 4. Driver Enable and Disable Timing Circuit, Output HIGH




Figure 6. Receiver Propagation Delay Test Circuit




Figure 8. Driver Propagation Delay Waveforms




Figure 10. Driver Enable and Disable Timing Waveforms




Figure 9. Driver Differential Output Delay and Transition Time Waveforms




Figure 11. Receiver Propagation Delay Waveforms







Figure 12. Receiver Enable and Disable Waveforms

NOTE 1: The input pulse is supplied by a generator with the following characteristics:


PRR=250KHz, 50% duty cycle, $t_r < 6.0$ ns, $Z_0 = 50\Omega$. **NOTE 2:** C_L includes probe and stray capacitance.









Dimensions in inches			
MIN	NOM	MAX	
-	-	.210	
.015	-	-	
.115	.130	.195	
.014	.018	.022	
.045	.060	.070	
.030	.039	.045	
.008	.010	.014	
.355	.365	.400	
.005	-	-	
.300	.310	.325	
.240	.250	.280	
.100 BSC			
.300 BSC			
-	-	.430	
.115	.130	.150	
	MIN015 .115 .014 .045 .030 .008 .355 .005 .300 .240	MIN NOM	



8 PIN PDIP



DIMENSIONS Minimum/Maximum (mm)	8 Pin NSOIC (JEDEC MS-012, AA - VARIATION)		
COMMON HEIGH	HT DIME	NSION	
SYMBOL	MIN	NOM	MAX
А	1.35	-	1.75
A1	0.10	-	0.25
A2	1.25	-	1.65
b	0.31	-	0.51
С	0.17	-	0.25
D	4.90 BSC		
Е	6.00 BSC		
E1	3.90 BSC		
е	1.27 BSC		
L	0.40	-	1.27
L1	1.04 REF		≣F
L2	0.25 BSC		
Ø	00	-	80
Ø1	5º	-	15º



PACKAGE: 8 PIN NSOIC

ORDERING INFORMATION

Part Number	Temperature Range	Package
SP3483CN	Ö°C to +70°C	8-pin NSOIC
SP3483CN/TR		8-pin NSOIC
SP3483CP		8-pin PDIP
SP3483EN	40°C to +85°C	8-pin NSOIC
SP3483EN/TR	-40°C to +85°C	8-pin NSOIC
SP3483EP	-40°C to +85°C	8-pin PDIP

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3483EN/TR = standard; SP3483EN-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 2,500 for NSOIC.



Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500

FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.