
# **Dual Operational Amplifiers**

The SL4558 is dual general purpose operational amplifiers.

The high common-mode input voltage range and the absence of latch-up make these amplifiers ideal for voltage follower application.

The devices are short circuit protected and the internal frequency compensation ensures stability without external components.


- Short-Circuit Protection
- Wide common-mode and differential ranges
- No frequency compensation required
- Low power consumption
- No latch-up
- 3 MHz unity gain bandwidth guaranteed
- Gain and phase math between amplifiers



#### **PIN ASSIGNMENT**

4	1.	8	þ	V
at E		7		в
$\mathbf{A}^{H} D$	3	6		B" B+
$V^-$	4	5		R+

### LOGIC DIAGRAM



Pin 4 = Supply Voltage V. Pin 8 = Supply Voltage  $V^+$ 

## $\mathbf{MAXIMUM}\ \mathbf{RATINGS}^*$

Symbol	Parameter	Value	Unit	
$\mathbf{V}^{\!\scriptscriptstyle +}$	Supply Voltage	+18	V	
V	Supply Voltage	-18	V	
V <sub>IDR</sub>	Differential Input Voltage	±30	V	
V <sub>IN</sub>	Input Voltage	±15	V	
P <sub>D</sub>	Power Dissipation in Still Air	570	mW	
Tstg	Storage Temperature Range	-55 to +125	°C	

\* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$\mathbf{V}^{\scriptscriptstyle +}$	Supply Voltage		+15	V
V	Supply Voltage		-15	V
T <sub>A</sub>	Operating Temperature, All Pakage Types	0	+70	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range GND $\leq$ ( $V_{IN}$  or  $V_{OUT}$ ) $\leq$ V<sub>CC</sub>.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.




Symbol	Parameter	Test Conditions	Guar	Guaranteed Limits		
			Min	Тур	Max	
V <sub>IO</sub>	Input Offset Voltage	$R_{\rm S} \le 10 \ {\rm K}\Omega$			± 5.0	mV
I <sub>IO</sub>	Input Offset Current				± 200	nA
$\mathbf{I}_{\mathrm{IB}}$	Input Bias Current				- 500	nA
r <sub>i</sub>	Input Resistance		0.3			MΩ
$A_{\rm V}$	Large-Signal Voltage Gain	$R_L \ge 2 K\Omega, V_C = \pm 10 V$	20			V/mV
V <sub>OM</sub>	Output Voltage Swing	$R_L \ge 10 K\Omega$	±12			V
		$R_L \ge 2 K\Omega$	± 10			V
V <sub>ICR</sub>	Input Common-Mode Voltage Range		±12			V
CMRR	Common Mode Rejection Ratio	$R_{s} \leq 10 \ K\Omega$	70			dB
PSRR	Supply Voltage Rejection Ratio	$R_{s} \leq 10 K\Omega$			150	$\mu V/V$
Ι+, Γ	Supply Current				5.6	mA
SR	Slew Rate	$R_L = 2 K\Omega$				V/µs
P <sub>C</sub>	Power Consumption	$R_L = \infty$			170	mW
$V_{N}$	Input Noise Voltage	$\begin{array}{l} R_{s} = 1  K\Omega \\ f = 30 \text{ Hz} \sim 30 \text{ KHz} \end{array}$		2.5		μVrms
I <sub>source</sub>	Sourse Current		- 20			mA
$\mathbf{I}_{\text{sink}}$	Sink Current		20			mA

**ELECTRICAL CHARACTERISTICS**( $T_A = 0$  to +70°C,  $V^+ = +15$  V, V = -15 V)

### **TYPICAL PERFORMANCE CURVES**





### Schematic Diagram (Each Amplifier)

