

# SED1330

## CMOS GRAPHIC LCD CONTROLLER

This part is replaced by SED1335. Some pin differences between SED1330 and SED1335 exist. Please check SED1335 data sheet. S-MOS Systems, Inc., will continue to support existing designs which use SED1330.

### DESCRIPTION

The SED1330 is a CMOS low-power dot matrix liquid crystal graphic display controller. The device stores in external RAM display data sent by an 8-bit microcomputer, and generates all the signals required by the LCD drivers. The LSI incorporates an internal character generator ROM which supports user-defined characters (also an external CGROM can be supported).


The SED1330 can be interfaced to high-speed microprocessors such as the Intel family or Motorola family. The controller supports a set of rich commands that will allow the user to create a layered display of characters and graphics.

Also, the controller functions as a pipeline buffer between the MPU and display memory so that low-cost, medium-speed SRAM can be used.

### FEATURES


- CMOS low-power graphic and character display controller
- Selectable MPU interface is compatible with both the Intel family and the Motorola family
- Smooth scrolling support:  
Horizontal and vertical scroll  
Scrolling of selected areas of the display
- Multimode display:  
2 layers of overlapping character and graphics  
3 layers of overlapping graphics
- Selectable display synthesis:  
Inverse video  
Flashing display, cursor on/off/blink  
Under and bar cursor, block cursor  
Simple animation
- Programmable cursor
- Internal character generator ROM
- Supports external character generator ROM:  
8 × 8 or 8 × 16 pixel characters  
Allows mixing of ROM and RAM character sets
- Supports 64K bytes of memory:  
2 of 32K × 8 100ns SRAM  
or 8 of 8K × 8 100ns SRAM
- Display duty ..... 1/2 to 1/256
- Low power dissipation ..... 5mA (typical)  
0.05µA (typical), standby
- Logic power supply ..... 4.5 to 5.5V
- Package ..... Plastic QFP5-60 pin (FBA)  
Plastic QFP6-60 pin (FBB)

### SYSTEM BLOCK DIAGRAM





# SED1330

## ■ BLOCK DIAGRAM



## ■ PINOUT



## ■ PIN DESCRIPTIONS

Pin Name	Pin No.		I/O	Functions
	SED1330FBA	SED1330FBB		
XG	54	17	I	Oscillator terminal
XD	55	18	O	Oscillator terminal
V <sub>DD</sub>	58	21	+5V	Power supply
V <sub>SS</sub>	13	36	GND (0V)	Power supply
SEL1, 2	53 • 52	16 • 15	I	MPU interface format selection
D0 to D7	59 to 60 1 to 6	22 to 29	I/O	Data bus
A0	57	20	I	Data type selection
$\overline{RD}$	50	13	I	80 series Read strobe signal 68 series "E" clock
$\overline{WR}$	51	14	I	80 series Write strobe signal 68 series R/W signal
$\overline{CS}$	56	19	I	Chip select
$\overline{RES}$	47	10	I	Reset
VA0 to VA15	43 to 30 28 to 27	6 to 1 59 to 50	O	VRAM address bus
VD0 to VD7	26 to 19	49 to 42	I/O	VRAM data bus
VR $\overline{W}$	44	7	O	VRAM R/W signal
$\overline{VCE}$	45	8	O	Memory control signal
XD0 to XD3	10 to 7	33 to 30	O	Dot data output bus to X driver
XSCL	12	35	O	Dot data shift clock for X driver
XECL	11	34	O	Chip enable shift clock for Y driver
LP	14	37	O	Dot data latch pulse
WF	15	38	O	Frame signal
YSCL	18	41	O	Scan data shift clock for Y driver
YD	17	40	O	Scan data output
YDIS	16	39	O	Power down signal when display OFF

NC: No Connection

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

(V<sub>SS</sub> = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 7.0	V
Input voltage	V <sub>i</sub>	-0.5 to V <sub>DD</sub> +0.5	V
Power dissipation	P <sub>D</sub>	300	mW
Operating temperature	T <sub>opr</sub>	-20 to 75	°C
Storage temperature	T <sub>stg</sub>	-60 to 150	°C
Soldering temperature and time	T <sub>sol</sub>	260°C, 10s (at lead)	—

● DC ELECTRICAL CHARACTERISTICS


(V<sub>DD</sub> = 5V±10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = -20 to 75°C)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Operating voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Register data retention voltage	V <sub>OH</sub>		2.0	—	6.0	V
T T L	High level input voltage	D0 to D7, A0, $\overline{CS}$ , $\overline{RD}$ , $\overline{WR}$ ,	2.2	—	V <sub>DD</sub> +0.3	V
	Low level input voltage	VD0 to VD7, I <sub>OH</sub> = -5.0mA,	-0.3	—	0.8	V
	High level output voltage	I <sub>OL</sub> =5.0mA, $\overline{VR}/\overline{W}$ , $\overline{VCE}$ ,	2.4	—	—	V
	Low level output voltage	$\overline{REF}$	—	—	0.4	V
C M O S	High level input voltage	I <sub>OH</sub> =1.6mA, I <sub>OL</sub> = -1.6mA,	0.8V <sub>DD</sub>	—	—	V
	Low level input voltage	SEL1, 2, SYNC, YD, XD0 to	—	—	0.2V <sub>DD</sub>	V
	High level output voltage	XD3, XSCL, XECL, LP, FR,	V <sub>DD</sub> -0.4	—	—	V
	Low level output voltage	YSCL, YDIS, OSC1, OSC2	—	—	0.4	V
SCHMITT	Positive trigger threshold voltage	$\overline{RES}$ *	0.5V <sub>DD</sub>	0.7V <sub>DD</sub>	0.8V <sub>DD</sub>	V
	Negative trigger threshold voltage		0.2V <sub>DD</sub>	0.3V <sub>DD</sub>	0.5V <sub>DD</sub>	V
Input leakage current	I <sub>LI</sub>	V <sub>I</sub> =V <sub>DD</sub> or V <sub>SS</sub>	—	0.05	2.0	μA
Output leakage current	I <sub>LO</sub>		—	0.10	5.0	μA
Average operating current	I <sub>DDA</sub>	f <sub>osc</sub> =10MHz, No load (No external V-RAM)	—	8	12	mA
Standby current	I <sub>DDS</sub>	XG= $\overline{CS}$ =V <sub>DD</sub>	—	0.05	20	μA
Oscillation frequency	f <sub>OSC</sub>	AT X'tal XG, XD	1.0	—	10.0	MHz
External clock frequency	f <sub>CLK</sub>		—	—	10.0	MHz
Feed back resistance	R <sub>f</sub>		0.5	1.0	5.0	MΩ

\*  $\overline{RES}$  input pulse should be longer than 1.0ms.

VL5 should be OFF when  $\overline{RES}$  is "L".


- AC CHARACTERISTICS
  - System Bus READ/WRITE Timing I (8080)



Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
A0, $\overline{CS}$	Address hold time	tAH8	10	—	ns	CL = 100 pF + 1TTL
	Address setup time	tAW8	30	—	ns	
$\overline{WR}$ , $\overline{RD}$	System cycle time	tCYC	*1	—	ns	
	Control pulse width	tCC	220	—	ns	
D0 to D7	Data setup time	tDS8	120	—	ns	
	Data hold time	tDH8	10	—	ns	
	$\overline{RD}$ access time	tACC8	—	120	ns	
	Output disable time	tOH8	10	50	ns	

\*1. tCYC = 2t<sub>b</sub> + tCC + tCEA + 75 > tACV + 245 ..... Memory control/movement control commands.  
 = 4t<sub>c</sub> + tCC + 30 ..... All other commands.

○ System Bus READ/WRITE Timing II (6800)




Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
A0, $\overline{CS}$ , R/W	System cycle time	$t_{CYC6}^{*1}$	*2	—	ns	CL = 100 pF + 1 TTL
	Address setup time	$t_{AW6}$	30	—	ns	
	Address hold time	$t_{AH6}$	10	—	ns	
D0 to D7	Data setup time	$t_{DS6}$	120	—	ns	
	Data hold time	$t_{DH6}$	10	—	ns	
	Output disable time	$t_{OH6}$	10	50	ns	
	Access time	$t_{ACC6}$	—	120	ns	
E	Enable pulse width	$t_{EW}$	220	—	ns	

\*1.  $t_{CYC6}$  means a cycle of ( $\overline{CS}.E$ ) not E alone.

\*2.  $t_{CYC6} = 2t_c + t_{EW} + t_{CEA} + 75 > t_{ACV} + 245$  ..... Memory control/movement control commands.

=  $4t_c + t_{EW} + 30$  ..... All other commands.

o Display Memory READ Timing




Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
EXT φ0	Clock cycle	tc	100	—	ns	CL = 100 pF + 1TTL
VCE	VCE high-level pulse width	tw	tc - 40	—	ns	
	VCE low-level pulse width	tCE	2tc - 40	—	ns	
VA0 to VA15	Read cycle time	tCVR	*1	—	ns	
	VCE address setup time (fall)	tASC	tc - 45	—	ns	
	VCE address hold time (fall)	tAHC	2tc - 40	—	ns	
VR/W	VCE read cycle setup time (fall)	tRCS	tc - 45	—	ns	
	VCE read cycle hold time (fall)	tRCH	tc/2 - 35	—	ns	
VD0 to VD7	Address access time	tACV	—	*2	ns	
	VCE access time	tCEA	—	*3	ns	
	Output data hold time	tOH2	0	—	ns	
	VCE data off time	tCE3	0	—	ns	

\*1. tCVR = 3tc

\*2. tACV = 3tc - 120

\*3. tCEA = 2tc - 120

○ Display Memory WRITE Timing




Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
EXT φ0	Clock cycle	tc	100	—	ns	CL = 100 pF + 1TTL
VCE	VCE HIGH-level pulse width	tw	tc - 40	—	ns	
	VCE LOW-level pulse width	tCE	2tc - 40	—	ns	
VA0 to VA15	Write cycle time	tCYW	3tc	—	ns	
	VCE address hold time (fall)	tAHC	2tc - 40	—	ns	
	VCE address setup time (fall)	tASC	tc - 55	—	ns	
	VCE address hold time (rise)	tCA	5	—	ns	
	VR/W address setup time (fall)	tAS	0	—	ns	
VR/W	VR/W address hold time (rise)	tAH2	15	—	ns	
	VCE write setup time (fall)	tWSC	tc - 55	—	ns	
VD0 to VD7	VCE write hold time (fall)	tWHC	2tc - 40	—	ns	
	VCE data input setup time (fall)	tDSC	tWSC - 10	—	ns	
	VCE data input hold time (fall)	tDHC	2tc - 30	—	ns	
	VR/W data hold time (rise)	tDH2	10*	50	ns	

\* Lines VD0 to VD7 are latched.




o LCD Control Timing



**SED1330**

Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
EXT $\phi$ 0	Clock cycle	tc	100	—	ns	V <sub>DD</sub> = 5.0V ± 10% CL = 150F
	Rising time	tr	—	35	ns	
	Falling time	tf	—	35	ns	
XSCL	Shift clock cycle time	tcX	4tc	—	ns	
	XSCL clock pulse width	twX	tcX2 – 80	—	ns	
XD0 to XD3	X-data hold time	tDH	tcX2 – 100	—	ns	
	X-data setup time	tDS	tcX2 – 100	—	ns	
LP	Latch data setup time	tLS	tcX2 – 100	—	ns	
	LP signal pulse width	tWL	tcX4 – 80	—	ns	
XECL	XECL setup time	tL1	tcX3 – 100	—	ns	
	XECL data hold time	tL2	tc – 30	—	ns	
	Enable setup time	ts1	tc – 30	—	ns	
	Enable delay time	ts1	tc – 30	—	ns	
	XECL clock pulse width	twXE	tcX3 – 80	—	ns	
WF	Time allowance of WF delay	tDF	—	100	ns	
YSCL	LP delay time against YSCL	tLD	tcX4 – 100	—	ns	
	YSCL clock pulse width	twY	tcX4 – 80	—	ns	
YD	Y-data hold time	tDHY	tcX6 – 100	—	ns	

○ Oscillator Timing




Signal	Parameter	Symbol	Rating		Unit	Remark
			Min	Max		
CLO	Time to stable CLO output after power-ON	tOSP	—	3	ms	RES = H 20 pF
	Time to stable CLO after sleep OFF	tOSS	—	1	ms	
EXT φ0	External clock rise time	tRCL	—	15	ns	
	External clock fall time	tFCL	—	15	ns	
	External clock high-pulse width	tWH	*1	*2	ns	
	External clock low-pulse width	tWL	*1	*2	ns	
	External clock cycle	tCL	100	—	ns	

\*1.  $(t_c - t_{RCL} - t_{FCL}) \times 475/1000 < t_{WH}, t_{WL}$

\*2.  $(t_c - t_{RCL} - t_{FCL}) \times 525/1000 > t_{WH}, t_{WL}$

■ EXAMPLE OF APPLICATION



■ CHARACTER CODE TABLE (BUILT-IN CHARACTER GENERATOR)

		Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)	2		!	"	#	\$	%	&	'	(	)	*	+	,	-	.	/
	3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
	4	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	
	5	p	q	r	s	t	u	v	w	x	y	z	[	\	]	^	_
	6	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
	7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	
	A		^	_	`	a	b	c	d	e	f	g	h	i	j	k	l
	B	-	^	_	`	a	b	c	d	e	f	g	h	i	j	k	l
	C	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4
	D	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8
	1	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨	▨

Note: ▨ means all dots of 6 × 8 matrix are on.



**THIS PAGE INTENTIONALLY BLANK**