## Typical Applications

- CDMA/FM Cellular Systems
- CDMA PCS Systems
- GSM/DCS Systems
- TDMA Systems
- Spread Spectrum Cordless Phones
- Wireless Local Loop Systems


## Product Description

The RF2658 is an integrated complete Quadrature Modulator, IF AGC amplifier, and Upconverter developed for the transmit section of dual-mode CDMA/FM cellular and PCS applications and for GSM/DCS and TDMA systems. It is designed to modulate baseband I and Q signals, amplify the resulting IF signals while providing 95 dB of gain control range, and perform the final upconversion to UHF. Noise Figure, $\mathrm{IP}_{3}$, and other specifications are designed to be compatible with the IS-98 Interim Standard for CDMA cellular communications. This circuit is part of RFMD's line of complete solutions for digital radio applications. The IC is manufactured on an advanced $15 \mathrm{GHz} \mathrm{F}_{\mathrm{T}}$ Silicon Bipolar process, and is supplied in a 28-lead plastic SSOP package.

Optimum Technology Matching ${ }^{\circledR}$ Applied $\begin{array}{lll}\square \text { Si BJT } & \square \text { GaAs HBT } & \square \text { GaAs MESFET } \\ \square \text { Si Bi-CMOS } & \square \text { SiGe HBT } & \square \text { Si CMOS }\end{array}$


Functional Block Diagram


NOTES:

1. Shaded lead is Pin1.
. Lead frame material: Copper 194
. Mold flash shall not exceed $0.006(0.15 \mathrm{~mm})$ per end
. Interlead flash shall not exceed $0.010(0.25 \mathrm{~mm})$ per side
2. All dimensions are excluding mold flash and protrusions.

Package Style: QSOP-28

## Features

- Similar to RF9958with increased IF range
- Supports Dual Mode Operation
- Digitally Controlled Power Down Modes
- 2.7V to 3.3V Operation
- Double-Balanced UHF Upconvert Mixer
- IF AGC Amp with 95 dB Gain Control


## Ordering Information

| RF2658 | Transmit Modulator, IF AGC, and Upconverter |
| :--- | :--- |
| RF2658 PCBA | Fully Assembled Evaluation Board |

## RF2658

## Absolute Maximum Ratings

| Parameter | Rating | Unit |
| :--- | :---: | :---: |
| Supply Voltage | -0.5 to +5 | $\mathrm{~V}_{\mathrm{DC}}$ |
| Power Down Voltage $\left(\mathrm{V}_{\mathrm{PD}}\right)$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.7$ | V |
| I and Q Levels, per pin | 1 | $\mathrm{~V}_{\mathrm{PP}}$ |
| LO1 Level, balanced | +3 | dBm |
| LO2 Level, balanced | +6 | dBm |
| Operating Ambient Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

4 Caution! ESD sensitive device

RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s)
5
MODULATORS AND

| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| I/Q Modulator \& AGC |  |  |  |  | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{Z}_{\mathrm{LOAD}}=50 \Omega, \\ & \mathrm{LO},-8 \mathrm{dBm} @ 260 \mathrm{MHz}, \\ & \mathrm{LO}=-3 \mathrm{dBm} @ 960 \mathrm{MHz}, \\ & \text { I SIG=Q SIG=300 } \mathrm{mV} \text { VP, } \\ & \text { RF Output externally matched } \end{aligned}$ |
| I/Q Input Frequency Range |  | 0 to 20 |  | MHz | Balanced |
| I/Q Input Impedance | 50 | 80 | 110 | $\mathrm{k} \Omega$ | Balanced |
| I/Q Input Reference Level |  | 0.6 |  | $\mathrm{V}_{\mathrm{DC}}$ | Per Pin |
| LO1/FM Frequency Range |  | 240 to 600 |  | MHz |  |
| LO1/FM Input Level | -15 | -8 | -5 | dBm |  |
| LO1/FM Input Impedance | 170 | 200 | 230 | $\Omega$ | Balanced |
| Sideband Suppression | 35 | 40 |  | dBc | I/Q Amplitude adjusted to within $\pm 20 \mathrm{mV}$ |
|  |  | 30 |  | dBc | Unadjusted |
| Carrier Suppression | 40 | 50 |  | dBc | I/Q DC Offset adjusted to within $\pm 20 \mathrm{mV}$ |
|  |  | 30 |  | dBc | Unadjusted |
| Max Output, FM Mode | +2.5 | +4 |  | dBm | $\mathrm{V}_{\mathrm{GC}}=2.5 \mathrm{~V}_{\mathrm{DC}}$ |
| Max Output, CDMA Mode | -3 | 0 |  | dBm | $\mathrm{V}_{\mathrm{GC}}=2.5 \mathrm{~V}_{\mathrm{DC}}$ |
| Min Output, CDMA Mode |  | -95 | -89 | dBm | $\mathrm{V}_{\mathrm{GC}}=0.5 \mathrm{~V}_{\mathrm{DC}}$ |
| Adjacent Channel Power Rejection @ 885kHz |  | -55 |  | dBc | IS-95A CDMA Modulation $P_{\text {OUT }}=-5 \mathrm{dBm}$ |
| Adjacent Channel Power Rejection @ 1.98MHz |  | -67 |  | dBc | IS-95A CDMA Modulation Pout $=-5 \mathrm{dBm}$ |
| Output Noise Power |  | -116 | -111 | $\mathrm{dBm} / \mathrm{Hz}$ | $\mathrm{P}_{\text {OUT }}=-3 \mathrm{dBm}$ |
| Output Noise Power |  | -164 | -159 | $\mathrm{dBm} / \mathrm{Hz}$ | $\mathrm{P}_{\text {OUT }}<-70 \mathrm{dBm}$ |
| Output Power Accuracy | -3 170 |  | +3 | $\mathrm{dB}$ | $\mathrm{T}=-20 \text { to }+85^{\circ} \mathrm{C}, \text { Ref }=25^{\circ} \mathrm{C}$ |
| Output Impedance | 170 | 200 | 230 |  |  |
| UHF Upconverter |  |  |  |  | Output externally matched |
| Conversion Gain | -1 | 0.5 |  | dB |  |
| Noise Figure (SSB) |  | 15 |  | dB |  |
| Output IP3 |  | +14 |  | dBm |  |
| IF Input Impedance | 170 | 200 | 230 | $\Omega$ | Balanced |
| IF Input Frequency Range |  | 120 to 300 |  | MHz |  |
| LO2 Input Impedance |  | 50 |  | $\Omega$ | Single Ended |
| LO2 Input Level | -6 | -3 | 0 | dBm |  |
| LO2 Input Frequency Range |  | 700 to 1100 |  | MHz |  |
| RF to LO2 Isolation |  | 20 |  | dB |  |
| Power Supply |  |  |  |  |  |
| Supply Voltage | 2.7 | 3.0 | 3.3 |  |  |
| Current Consumption |  | 43 |  | mA | Modulator and AGC only, CDMA Mode |
| Current Consumption |  | 20 |  | mA | Mixer Only |
| Power Down Current |  |  | 20 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\text {PD }}$ HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}-0.7$ |  |  |  |  |
| $V_{\text {PD }}$ LOW Voltage |  |  | 0.5 |  |  |

RF2658

| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 1 | MODE | Selects between CDMA and FM mode. This is a digitally controlled input. A logic "high" ( $\geq \mathrm{V}_{\mathrm{CC}}-0.7 \mathrm{~V}_{\mathrm{DC}}$ ) selects CDMA mode. A logic "low" $\left(\geq 0.5 \mathrm{~V}_{\mathrm{DC}}\right)$ selects FM mode. In FM mode, this switch enables the FM amplifier and turns off the I\&Q modulator. The impedance on this pin is $30 \mathrm{k} \Omega$. |  |
| 2 | Q SIG | Baseband input to the Q mixer. This pin is DC coupled. The DC level of 0.6 V must be supplied to this pin to bias the transistor. Input impedance of this pin is $50 \mathrm{k} \Omega$ minimum. |  |
| 3 | Q REF | Reference voltage for the Q mixer. This voltage should be the same as the DC voltage supplied to the Q SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the Q SIG DC voltage may be adjusted. Input impedance of this pin is $50 \mathrm{k} \Omega$ minimum. | See pin 2. |
| 4 | I REF | Reference voltage for the I mixer. This voltage should be the same as the DC voltage supplied to the I SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the I SIG DC voltage may be adjusted. Input impedance of this pin is $50 \mathrm{k} \Omega$ minimum. | See pin 5. |
| 5 | I SIG | Baseband input to the I mixer. This pin is DC coupled. The DC level of 0.6 V must be supplied to this pin to bias the transistor. Input impedance of this pin is $50 \mathrm{k} \Omega$ minimum. |  |
| 6 | GND1 | Ground connection for all baseband circuits including bandgap, AGC, flip-flop, modulator and FM amp. Keep traces physically short and connect immediately to ground plane for best performance. |  |
| 7 | VCC1 | Supply voltage for the LO1 flip-flop and limiting amp only. This supply is isolated to minimize the carrier leakage. A 1 nF external bypass capacitor is required, and an additional $0.1 \mu \mathrm{~F}$ will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7 V to 3.3 V supply. |  |
| 8 | LO1+, FM+ | One half of the balanced modulator LO1 input. The other half of the input, LO1-, is AC grounded for single-ended input applications. The frequency on these pins is divided by a factor of 2, hence the carrier frequency for the modulator becomes one half of the applied frequency. The single-ended input impedance is $100 \Omega$ (balanced is $200 \Omega$ ). This pin is NOT internally DC blocked. An external blocking capacitor ( 1 nF recommended) must be provided if the pin is connected to a device with DC present. When FM mode is selected, the output of the flip-flop divider circuit is switched to the AGC amplifier inputs and the modulator mixers are not used. Note that the frequency deviation input here will be reduced by a factor of two, due to the frequency divider operation. |  |
| 9 | LO1-, FM- | One half of the balanced modulator LO1 input. In single-ended applications ( $100 \Omega$ input impedance), this pin is AC grounded with a 1 nF capacitor. | See pin 8. |
| 10 | BG OUT | Bandgap voltage reference. This voltage, constant over temperature and supply variation, is used to bias internal circuits. A 1 nF external bypass capacitor is required. |  |


| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 11 | VCC3 | Supply voltage for the AGC and the Bandgap circuitry. A 1 nF external bypass capacitor is required and an additional $0.1 \mu \mathrm{~F}$ will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7V to 3.3 V supply. |  |
| 12 | GND1 | Same as pin 6. |  |
| 13 | PD1 | Power down control for overall circuit. When logic "high" ( $\geq \mathrm{V}_{\mathrm{CC}}-0.7 \mathrm{~V}$ ), all circuits are operating; when logic "low" ( $<0.5 \mathrm{~V}$ ), all circuits are turned off. The input impedance of this pin is $>10 \mathrm{k} \Omega$. |  |
| 14 | VCC4 | Supply for the mixer stage only. The supply for the mixer is separated to maximize IF to RF isolations and reduce the carrier leakage. A 100 pF external bypass capacitor is required and an additional $0.1 \mu \mathrm{~F}$ will be required if no other low frequency bypass capacitors are near by. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7 V to 3.3 V supply. |  |
| 15 | PD2 | Power down control for mixer only. When connected to pin 10 (BG OUT) the mixer circuits are operating; when connected to ground $(\leq 0.5 \mathrm{~V})$, the mixer is turned off but all other circuits are operating. |  |
| 16 | GND2 | Ground connection for the mixer stage. Keep traces physically short and connect immediately to ground plane for best performance. |  |
| 17 | RF OUT | RF output pin. An external shunt inductor to $\mathrm{V}_{\mathrm{CC}}$ plus a series blocking/ matching capacitor are required for $50 \Omega$ output. |  |
| 18 | DEC | Current mirror decoupling pin. A 1000pF external capacitor is required to bypass this pin. The ground side of the bypass capacitors should connect immediately to ground plane. |  |
| 19 | LO2+ | One half of the balanced mixer LO2 input. In single-ended applications, the other half of the input, LO2- is AC grounded. This is a $50 \Omega$ impedance port. This pin is NOT internally DC blocked. An external blocking capacitor ( 100 pF recommended) must be provided if the pin is connected to a device with DC present. |  |
| 20 | LO2- | One half of the balance mixer LO2 input. In single ended applications, this pin is AC grounded with a 100 pF capacitor. | See pin 19. |
| 21 | MIX IN- | One half of the $200 \Omega$ balanced impedance input to the mixer stage. This pin is NOT internally DC blocked. An external blocking capacitor ( 2200 pF recommended) must be provided if the pin is connected to a device with DC present. If no IF filter is needed, this pin may be connected to MOD OUT+ through a DC blocking capacitor. An appropriate matching network may be needed if an IF filter is used. |  |
| 22 | MIX IN+ | Same as pin 21, except complementary input. | See pin 21. |

RF2658

| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 23 | GND2 | Same as pin 16. |  |
| 24 | MOD OUT- | One half of the balanced AGC output port. The impedance of this port is $200 \Omega$ balanced. If no filtering is required, this pin can be connected to the MIX IN- pin through a DC blocking capacitor. This pin requires an inductor to $\mathrm{V}_{\mathrm{CC}}$ to achieve full dynamic range. In order to maximize gain, this inductor should be a high- Q type and should be parallel resonated out with a capacitor (see application schematic). This pin is NOT DC blocked. A blocking capacitor of 2200 pF is needed when this pin is connected to a DC path. An appropriate matching network may be needed if an IF filter is used. |  |
| 25 | MOD OUT+ | Same as pin 24, except complementary output. | See pin 24. |
| 26 | DEC | AGC decoupling pin. An external bypass capacitor of 10 nF capacitor is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. |  |
| 27 | GC | Analog gain control for AGC amplifiers. Valid control voltage ranges are from $0.5 \mathrm{~V}_{\mathrm{DC}}$ to $2.5 \mathrm{~V}_{\mathrm{DC}}$. The gain range for the AGC is 88 dB . These voltages are valid ONLY for a $37 \mathrm{k} \Omega$ source impedance. |  |
| 28 | VCC2 | Supply for the modulator stage only. A 10 nF external bypass capacitor is required and an additional $0.1 \mu \mathrm{~F}$ will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7 V to 3.3 V supply. |  |

RF2658

## RF2658 Pin-Out



RF2658

## Application Schematic



## Evaluation Board Schematic

 (Download Bill of Materials from www.rfmd.com.)

## Evaluation Board Layout Board Size 2.689" x 2.521"





