


#### PCS LOW NOISE AMPLIFIER/MIXER

#### Typical Applications

- CDMA/TDMA/DCS1900 PCS Systems
- PHS 1500/WLAN 2400 Systems
- General Purpose Downconverter
- Micro-Cell PCS Base Stations
- Portable Battery-Powered Equipment

#### **Product Description**


The RF2486 is a monolithic integrated receiver front-end for PCS, PHS, and WLAN applications. The IC contains all of the required components to implement the RF functions of the receiver front-end except for the passive filtering and LO generation. It contains an LNA (low-noise amplifiers), a double-balanced Gilbert cell mixer, a balanced IF output, an LO isolation buffer amplifier, and an LO output buffer amplifier for providing the buffered LO signal as an output. The IC is designed to operate from a single 3.6V power supply.



Package Style: SSOP-24

#### Optimum Technology Matching® Applied

☐ Si BJT ☐ GaAs HBT ☐ GaAs MESFET ✓ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram

#### **Features**

- Complete Receiver Front-End
- High Dynamic Range
- Single 3.6V Power Supply
- External LNA IP3 Adjustment
- 1500MHz to 2500MHz Operation

#### Ordering Information

RF2486 PCS Low Noise Amplifier/Mixer

RF2486 PCBA-L Fully Assembled Evaluation Board 1.96GHz RF2486 PCBA-H Fully Assembled Evaluation Board 2.4GHz

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Rev A7 010717

# **RF2486**

#### **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply Voltage	-0.5 to 5.5	$V_{DC}$
Input LO and RF Levels	+6	dBm
Ambient Operating Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Donomotor		Specificatio	n	11:0:4	Condition	
Parameter	Min.	Тур.	Max.	Unit		
Overall					T=25°C, V <sub>CC</sub> =3.6V, RF=1959MHz,	
DE Fraguency Bongo	1500		2500	MHz	LO=1749MHz @ +1 dBm	
RF Frequency Range LO Frequency Range	1200		2500	MHz		
IF Frequency Range	DC		500	MHz		
Cascaded Performance			300	IVII IZ	1kΩ balanced load, 2.5dB Image Filter Loss.	
Cascade Conversion Gain	24	27	28	dB	The balanced load, 2.005 image i mer 2000.	
Cascade Input IP3	-17	-16	20	dBm		
Cascade Noise Figure	-17	3.6		dB	Single Sideband	
Cascade Noise Figure		3.0		uБ	The LNA section may be left unused. Power	
First Section (LNA)					is not connected to pin 1. The performance is then as specified for the Second Section (Mixer).	
Noise Figure		1.8		dB		
Input VSWR		1.5:1	2.0:1		Input is internally matched for optimum noise figure from a $50\Omega$ source.	
Input IP3		+4		dBm	IP3 may be increased 10dB by connecting pin 22 to V <sub>CC</sub> through the matching inductor. The LNA's current then increases by 10mA. Other in-between IP3 versus I <sub>CC</sub> trade-offs may be made. See pin description for pin 20. R2=Open	
		+8.5		dBm	R2=Short	
Gain		13.5		dB		
Reverse Isolation		23		dB		
Output VSWR		<1.5:1				
Second Section (Mixer)					With 1kΩ balanced load.	
Noise Figure		10		dB	Single Sideband	
Input VSWR		1.5:1				
Input IP3		-5		dBm		
Conversion Gain		16		dB		
Output Impedance		1		kΩ	Balanced	
LO Input						
LO Input Range	-3		+3	dBm		
LO Output Level	-7	-3	+1	dBm	Buffer On, +1dBm input	
		-22	-14	dBm	Buffer Off, +1dBm input	
LO to RF (Mix In) Rejection		30		dB		
LO to IF1, IF2 Rejection		20		dB		
LO Input VSWR		1.5:1			Single ended	
Power Supply						
Voltage	2.7	3.6	5.0	V		
Current Consumption		7		mA	LNA only	
		52		mA	LNA + Mixer, LO Buffer On	
		48		mA	LNA + Mixer, LO Buffer Off	

8-106 Rev A7 010717


D: 1	<b>-</b>	Description	Laterife a Oal amada
Pin	Function	Description	Interface Schematic
1	NC	No connection. This pin may be grounded (recommended) or left open.	
2	VCC1	Supply voltage for the mixer and RF buffer amplifier. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane.	VCC1 O——VV——O VCC4 BIAS
3	VCC2	Supply voltage for the LNA. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane.	
4	GND1	Ground connection for the LNA. For best performance, keep traces physically short and connect immediately to ground plane.	
5	LNA IN	RF input pin for the LNA. This pin is internally matched for minimum noise figure (NOT for minimum VSWR), given a $50\Omega$ source impedance. This pin is not internally DC-blocked.	LNA IN O
6	GND2	Same as pin 4.	
7	GND3	Ground connection for the RF buffer amplifier. For best performance, keep traces physically short and connect immediately to ground plane.	
8	NC	No connection. This pin may be grounded (recommended) or left open.	
9	GND4	Same as pin 7.	
10	VCC3	Supply voltage for both LO buffer amplifiers. External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane.	
11	LO BUFF EN	Enable pin for the LO output buffer amplifier. This is a digitally controlled input. A logic "high" (≥3.1V) turns the buffer amplifier on, and the current consumption increases by 3mA (with -2dBm LO input). A logic "low" (≤0.5V) turns the buffer amplifier off.	LO BUFF EN O
12	LO IN	Mixer LO input pin. This pin is internally DC-blocked and matched to $50\Omega$ .	
13	LO BUFF OUT	Optional buffered LO output. This pin is internally DC-blocked and matched to $50\Omega$ . The buffer amplifier is switched on or off by the voltage level at pin 11.	
14	GND5	Ground connection for both LO buffer amplifiers. For best performance, keep traces physically short and connect immediately to ground plane.	
15	IF+	Open-collector IF output pin. This is a balanced output. The output impedance is set by an internal $1000\Omega$ resistor to pin 16. Thus the differential IF output impedance is $1000\Omega$ . The resistor sets the operating impedance, but an external choke or matching inductor to $V_{CC}$ must be supplied in order to bias this output. This inductor is typically incorporated in the matching network between the output and IF filter. Because this pin is biased to $V_{CC}$ , a DC blocking capacitor must be used if the IF filter input has a DC path to ground.	F-  F+
16	IF-	Same as pin 15, except complementary output.	See pin 15.
17	GND6	Ground connection for the mixer. For best performance, keep traces physically short and connect immediately to ground plane.	
18	MIX RF IN	Mixer RF input pin. This pin is internally DC-blocked and matched to 50 $\!\Omega$	
19	GND7	Same as pin 17.	

Rev A7 010717 8-107

# **RF2486**

Pin	Function	Description	Interface Schematic
20	LNA OUT	LNA output pin. This is an open-collector output. This pin is typically connected to pin 22 through a bias/matching inductor. This inductor, in conjunction with a series blocking/matching capacitor, forms a matching network to the $50\Omega$ image filter and provides bias (see application schematic). The LNA's IP3 may be increased 10 dB by connecting pin 20 to $V_{CC}$ through the inductor. The LNA's current then increases by $10\text{mA}$ . Other in-between IP3 versus $I_{CC}$ trade-offs may be made by connecting resistance values between $V_{CC}$ and the matching inductor. The two reference points for consideration are with $150\Omega$ used, which is what connection to pin 22 achieves, the input IP3 is +5.5dBm and the LNA $I_{CC}$ is $5\text{mA}$ . Using no resistance, the input IP3 is +15.5 dBm and the LNA $I_{CC}$ is $15\text{mA}$ . Desired operating points in between these values may be roughly interpolated.	
21	GND8	Same as pin 17.	
22	VCC4	Output supply voltage for the LNA output (pin 20). This pin is typically connected to pin 20 through a bias/matching inductor (see application schematic). External RF bypassing is required. The trace length between the pin and the bypass capacitor should be minimized. The ground side of the bypass capacitor should connect immediately to ground plane.	See pin 2.
23	GND9	Same as pin 17.	
24	NC	No connection. This pin may be grounded (recommended) or left open.	


# Application Schematic 1.96GHz, 210MHz IF



8-108 Rev A7 010717

### **Evaluation Board Schematic** 1.96GHz, 210MHz IF


(Download Bill of Materials from www.rfmd.com.)



Rev A7 010717 8-109

## **Evaluation Board Schematic** 2.4 GHz, 280 MHz IF

(Download Bill of Materials from www.rfmd.com.)





To use the part with onboard filter, do not populate C1a, and C2a. Use C1 and C2 instead. This will allow cascaded operation only.

8-110

## **Evaluation Board Layout 1.96GHz** Board Size 3.0" x 3.0"


Board Thickness 0.075.6", Board Material FR-4, Multi-Layer (8 mils between Layers 1 and 2, 31 mils between Layers 2 and 3, 1 ounce copper all layers)






Rev A7 010717 8-111

# Evaluation Board Layout 2.4GHz Board Size 3.0" x 3.0"





8-112 Rev A7 010717