Preliminary
RF2469

## Typical Applications

- W-CDMA Handsets
- PCS Handsets
- General Purpose Downconverter
- Commercial and Consumer Systems
- Portable Battery-Powered Equipment


## Product Description

The RF2469 is a receiver front-end designed for the receive section of W-CDMA and PCS applications. It is designed to amplify and downconvert RF signals while providing 23 dB of stepped gain control range and features digital control of the LNA gain and mixer gain. A further feature of the chip is adjustable IIP3 of the LNA and mixer using an off-chip current setting resistor. Noise Figure, IP3, and other specs are designed to be compatible with W-CDMA and PCS communications. The IC is manufactured on an advanced Gallium Arsenide Heterojunction Bipolar Transistor (GaAs HBT) process and packaged in a 20-pin, leadless chip carrier with an exposed die flag.

Optimum Technology Matching ${ }^{\circledR}$ Applied


Functional Block Diagram


NOTES:


1 Shaded lead is Pin 1.
2 Pin 1 identifier must exist on top surface of package by identification mark or feature on the package body. Exact shape and size is optional.
(3) Dimension applies to plated terminal: to be measured between 0.02 mm and 0.25 mm from terminal end.
4 Package Warpage: 0.05 mm max
5 Die Thickness Allowable: 0.305 mm max.

Package Style: LCC, 20-Pin, 4x4

## Features

- Complete Receiver Front-End
- Stepped LNA/Mixer Gain Control
- Adjustable LNA/Mixer Bias Current
- 23dB Maximum Cascade Gain
- 2.5 dB Noise Figure at Maximum Cascade Gain

| Ordering Information |  |
| :--- | :--- |
| RF2469 | W-CDMA and PCS Low Noise Amplifier/Mixer Down- <br> converter |
| RF2469 PCBA | Fully Assembled Evaluation Board |

Absolute Maximum Ratings

| Parameter | Rating | Unit |
| :--- | :---: | :---: |
| Operating Ambient Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Overall <br> RF Frequency Range LO Frequency Range IF Frequency Range |  | $\begin{gathered} 2110 \text { to } 2170 \\ 2300 \text { to } 2360 \\ 190 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=2.78 \mathrm{~V}, \mathrm{RF}=2140 \mathrm{MHz}, \\ & \mathrm{LO}=2330 \mathrm{MHz} @-10 \mathrm{dBm} \end{aligned}$ |
| LNA 1 <br> Gain <br> Noise Figure <br> Input IP3 <br> Input VSWR <br> Output VSWR <br> P1dB <br> Current | 9 +7.0 | $\begin{gathered} 10 \\ 1.45 \\ +10.0 \\ <2: 1 \\ <2: 1 \\ -3 \\ 4.5 \end{gathered}$ | $\begin{gathered} 11 \\ 1.6 \end{gathered}$ | dB <br> dB <br> dBm <br> dB <br> mA | 1st LNA current setting resistor (R1) is $1.1 \mathrm{k} \Omega$. 1st LNA current and IIP3 are adjustable via R1. <br> See LNA P1dB Compression Point section. |
| LNA 1 Bypass <br> Gain <br> Noise Figure <br> Input IP3 <br> Input VSWR <br> Output VSWR <br> Current | $\begin{gathered} -5 \\ +20.0 \end{gathered}$ | $\begin{gathered} -2 \\ 2 \\ +25.0 \\ <2: 1 \\ <2: 1 \\ 1.6 \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ 2.4 \end{gathered}$ | dB <br> dB <br> dBm <br> mA |  |
| Local Oscillator Input Input Level LO to IF Isolation |  | $\begin{array}{r} -10 \\ +38 \end{array}$ |  | $\begin{gathered} \mathrm{dBm} \\ \mathrm{~dB} \end{gathered}$ | Single-ended. <br> Optimum LO Drive -10 dBm to -5 dBm . |
| Mixer/LNA2 BYP High <br> Gain <br> Noise Figure <br> Input IP3 <br> Input IP2 | $\begin{gathered} 15 \\ -7.0 \\ +11.0 \end{gathered}$ | $\begin{array}{r} 17 \\ 4.5 \\ -3.0 \\ +14.0 \\ \hline \end{array}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{dBm} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=2.78 \mathrm{~V}, \mathrm{RF}=2140 \mathrm{MHz}, \\ & \mathrm{LO}=2330 \mathrm{MHz} @-10 \mathrm{dBm}, \mathrm{LNA} 2 \mathrm{BYP}=1, \\ & \mathrm{EN}=1 \end{aligned}$ <br> LNA 2 current setting resistor ( R 2 ) is $2.4 \mathrm{k} \Omega$ LNA 2 current and IIP3 are adjustable via R2 |
| Mixer/LNA2 BYP Low <br> Gain <br> Noise Figure <br> Input IP3 <br> Input IP2 | $\begin{gathered} 4 \\ +2.0 \\ +19.0 \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ 10.5 \\ +4.0 \\ +22.0 \end{gathered}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{dBm} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=2.78 \mathrm{~V}, \mathrm{RF}=2140 \mathrm{MHz}, \\ & \text { LNA2BYP }=0, \mathrm{EN}=1 \end{aligned}$ <br> LNA 2 current setting resistor ( R 2 ) is $2.4 \mathrm{k} \Omega$ LNA 2 current and IIP3 are adjustable via R2 |

## Preliminary

RF2469

| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Cascade - Condition 1 <br> Gain <br> Noise Figure <br> Input IP3 <br> Current Consumption* |  | $\begin{gathered} 24.5 \\ 2.55 \\ -10.5 \\ 18.6 \end{gathered}$ | 23 | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{~mA} \\ \hline \end{gathered}$ | LNA1 BYP high, LNA2 BYP high, ENABLE high. Assuming 2.5 dB filter loss. |
| Cascade - Condition 2 <br> Gain <br> Noise Figure <br> Input IP3 <br> Current Consumption* |  | $\begin{gathered} 13.5 \\ 5.2 \\ -3.5 \\ 17 \\ \hline \end{gathered}$ | 17.5 | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{~mA} \\ \hline \end{gathered}$ | LNA1 BYP high, LNA2 BYP low, ENABLE high. Assuming 2.5 dB filter loss. |
| Cascade - Condition 3 <br> Gain <br> Noise Figure <br> Input IP3 <br> Current Consumption* |  | $\begin{gathered} 12.5 \\ 9 \\ +1.4 \\ 14 \end{gathered}$ | 15 | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{~mA} \\ \hline \end{gathered}$ | LNA1 BYP low, LNA2 BYP high, ENABLE high. Assuming 2.5 dB filter loss. |
| Cascade - Condition 4 <br> Gain <br> Noise Figure <br> Input IP3 <br> Current Consumption* |  | $\begin{gathered} 1.50 \\ 15 \\ +8.2 \\ 12.5 \end{gathered}$ | 13.5 | $\begin{gathered} \mathrm{dB} \\ \mathrm{~dB} \\ \mathrm{dBm} \\ \mathrm{~mA} \end{gathered}$ | LNA1 BYP low, LNA2 BYP low, ENABLE High. Assuming 2.5 dB filter loss. |
| Power Supply Voltage | 2.7 | 2.75 | 3.3 | V |  |

8 Preliminary

| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 1 | LNA1 OUT | LNA output pin. This is an open-collector output. Externally matched to $50 \Omega$. | $-T_{\underline{1}}^{\text {Lolnal OUT }}$ |
| 2 | GND | This pin is connected to the ground plane. |  |
| 3 | VCC1 | Supply voltage for LNA1. An external resistor is placed in series with this pin to adjust the current and IIP3 of LNA1. A nominal value of $1.1 \mathrm{k} \Omega$ sets the LNA1 current to 4.5 mA with a minimum IIP3 of +7 dBm . External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground. |  |
| 4 | VCC1 | Supply voltage for LNA2. An external resistor is placed in series with this pin to adjust the current and IIP3 of LNA2. A nominal value of $2.4 \mathrm{k} \Omega$ sets the LNA2 current to 1.6 mA . External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground. |  |
| 5 | LNA2 IN | RF input to LNA2. This pin is internally DC-biased and, if it is connected to a device with DC present, should be DC-blocked with a capacitor suitable for the frequency of operation. | LNA2INO-L |
| 6 | LNA2 OUT | LNA output pin. This is an open-collector output. In normal operation, this pin is externally cascaded with pin 8 (MIX IN). | $F_{\underline{I}}^{\text {OLNAZ OUT }}$ |
| 7 | GND | Ground connection. For best performance, keep traces physically short and connect directly to ground plane. |  |
| 8 | MIX IN | Mixer RF input pin. This pin requires a DC path to ground. In normal operation, this pin is externally cascaded with pin 6 (LNA2 OUT). The external match ensures a conjugate match between pin 6 and pin 8 while providing a DC path to ground for pin 8 and a DC-block between pin 8 and pin 6. |  |
| 9 | IF+ | IF output pin. The output is balanced. A current combiner external network performs a differential to single-ended conversion and sets the output impedance. There must be a DC path from $\mathrm{V}_{\mathrm{CC}}$ to this pin. This is normally achieved with the current combiner network. A DC blocking cap must be present if the IF filter input has a DC path to ground. | $\overbrace{-1}^{\mathrm{IF+}} \mathrm{O}_{-1}^{\mathrm{IF}-1}$ |
| 10 | IF- | Same as pin 9 , except complementary output. | See pin 9. |
| 11 | LO IN | Mixer LO single-ended input. The pin is internally DC-blocked. External matching sets impedance. | Loino- |
| 12 | VCC1 | Supply voltage for LO buffer. External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground. |  |
| 13 | GND | This pin is connected to the ground plane. |  |
| 14 | LNA2 BYP | Logic control for LNA2 gain. A logic high ( $\geq 2.4 \mathrm{~V}$ ) places LNA2 in the high gain mode. A logic low ( $\leq 0.3 \mathrm{~V}$ ) place LNA2 in the bypass mode. |  |

## Preliminary

RF2469

| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 15 | LNA1 BYP | Logic control for LNA1 gain. A logic high ( $\geq 2.4 \mathrm{~V}$ ) places LNA1 in the high gain mode. A logic low ( $\leq 0.3 \mathrm{~V}$ ) place LNA1 in the bypass mode. | $\text { LNAI BYP }-\overbrace{\sim}^{32 k \Omega}$ |
| 16 | ENABLE | A logic control for mixer and LO buffer. A logic high ( $\geq 2.4 \mathrm{~V}$ ) turn the mixer and LO buffer on. A logic low ( $\leq 0.3 \mathrm{~V}$ ) disable the mixer and LO buffer. |  |
| 17 | VCC1 | Supply voltage for the mixer. An external resistor is place in series with this pin to adjust the mixer current. A nominal value of $1000 \Omega$ set the mixer current to $\sim 10 \mathrm{~mA}$. External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground. |  |
| 18 | VCC1 | Supply voltage for IC. External RF bypassing is required. The trace length between the bypass caps and the pin should be minimized. Connect ground sides of caps directly to ground. |  |
| 19 | LNA1 IN | RF input to LNA1. This pin is internally DC-biased and, if it is connected to a device with DC present, should be DC-blocked with a capacitor suitable for the frequency of operation. |  |
| 20 | GND | Ground connection. For best performance, keep traces physically short and connect directly to ground plane. |  |
| Pkg Base | GND | Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with multiple vias. |  |

## LNA1, LNA2 and Mixer Application Schematic ( $\mathrm{RF}=2140 \mathrm{MHz}, \mathrm{IF}=190 \mathrm{MHz}$ )

FRONT-ENDS


## LNA1, LNA2 Cascade with Mixer Application Schematic ( $\mathrm{RF}=2140 \mathrm{MHz}, \mathrm{IF}=190 \mathrm{MHz}$ )


*See output interface network of the mixer to determine L2 and C3.

## Output Interface Network of the Mixer

L1, C1, C2, and R form a current combiner which performs a differential to single-ended conversion at the IF frequency and sets the output impedance. In most cases, the resonance frequency is independent of $R$ and can be set according to the following equation:

$$
f_{I F}=\frac{1}{2 \pi \sqrt{\frac{L 1}{2}\left(C_{1}+2 C_{2}+C_{E Q}\right)}}
$$

Where $C_{E Q}$ is the equivalent stray capacitance and capacitance looking into pins 9 and 10 . An average value to use for $\mathrm{C}_{\mathrm{EQ}}$ is 2.5 pF .
$R$ can then be used to set the output impedance according to the following equation:

$$
R=\left(\frac{1}{4 \cdot R_{\text {OUT }}}-\frac{1}{R_{P}}\right)^{-1}
$$

where $R_{\text {OUT }}$ is the desired output impedance and $R_{P}$ is the parasitic equivalent parallel resistance of L1.
$C_{2}$ should first be set to 0 and $C 1$ should be chosen as high as possible, while maintaining an $R_{P}$ of $L 1$ that allows for the desired $\mathrm{R}_{\text {OUT. }}$ If the self-resonant frequencies of the selected C 1 produce unsatisfactory linearity performance, their values may be reduced and compensated for by including C2 capacitor with a value chosen to maintain the desired $\mathrm{F}_{\mathrm{IF}}$ frequency.

L2 and C3 serve dual purposes. L2 serves as an output bias choke, and C3 serves as a series DC block.
In addition, L2 and C3 may be chosen to form an impedance matching network if the input impedance of the IF filter is not equal to R $\mathrm{R}_{\text {OUT }}$. Otherwise, L2 is chosen to be large (suggested 120 nH ) and C3 is chosen to be large (suggested 22 nF ) if a DC path to ground is present in the IF filter, or omitted if the filter is DC-blocked.

## Preliminary

## LNA P1dB Compression Point

For large signal input, this type of LNA will not have a fixed DC bias current. The LNA will tend to self-bias when the input signal level starts increasing above small signal conditions. This particular characteristic will move the DC bias current to a higher DC bias current. Obviously, increasing the bias current will increase the linearity of the LNA.

To accurately measure the P 1 dB , the measurement technique must force the bias current in the LNA to be a constant, while preserving the collector output voltage of the LNA. In order to due this, a separate supply voltage must be used for the bias voltage of the LNA (pin 3) and the open collector supply (pin 1). As the input signal level is increased, the bias voltage must be dropped while monitoring the DC current in the LNA to ensure that it remains constant. Incidentally, the P1dB compression measured with this technique is consistent with the standard approximation relating P1dB to IIP3 (i.e., Input P1dB=IIP3(dBm)-10). Since the IIP3 measurements are done under small signal conditions (the input tones are low power levels), this approximation provides a good figure for P1dB under a constant DC bias condition. For the RF2469, with an IIP3 of approximately +8 dBm , the Input P1dB is approximately -2 dBm .

However, for many applications, forcing the bias current in the LNA to be constant is not a practical solution. Leaving the LNA to self-bias will not produce any damage to the part and the P1dB performance under this condition will be:

| Frequency <br> $(\mathrm{MHz})$ | Gain <br> (dB) | Input <br> P1dB | Output <br> P1dB | LNA Current <br> $(\mathrm{mA})$ |
| :---: | :---: | :---: | :---: | :---: |
| 2140 | 10.5 | 5.25 | 14.92 | $\sim 23$ |

Evaluation Board Schematic ( $\mathrm{RF}=2140 \mathrm{MHz}, \mathrm{IF}=190 \mathrm{MHz}$ )
(Download Bill of Materials from www.rfmd.com.)


## Evaluation Board Layout Board Size 2.0" x 2.0"

Board Thickness 0.031", Board Material FR-4, Multi-Layer

## Assembly

Top


Power Plane



LNA1
(Low Gain Mode)


LNA1


LNA1
(High Gain Mode)


LNA1


LNA1
(High Gain Mode)


## Preliminary

RF2469

Total Current


Total Current



Mixer/LNA2, Low Gain Mode (LNA2BYP=0),


Mixer/LNA2, High Gain Mode (LNA2BYP=1), LO @ -10dBm


Mixer/LNA2, Low Gain Mode (LNA2BYP=0),


Mixer/LNA2 IF, Low Gain Mode (LNA2BYP=0), LO @ -10dBm


Mixer/LNA2, High Gain Mode (LNA2BYP=1), LO @ -10dBm


Mixer/LNA2, High Gain Mode (LNA2BYP=1),


Mixer/LNA2 LO to IF Leakage


Mixer/LNA2 IF, High Gain Mode (LNA2BYP=1),


Mixer/LNA2, High Gain Mode (LNA2BYP=1),


Mixer/LNA2, High Gain Mode (LNA2BYP=1),


Mixer/LNA2 IF, High Gain Mode (LNA2BYP=1),


## Low Current Configuration

External resistors can set different bias currents for LNA1 (pin 3), LNA2 (pin 4, also called the preamplifier of the mixer), and mixer (pin 17). Customers have the flexibility to choose the most suitable bias current, and therefore the performance, of the IC. The charts on the following page reflect different bias currents for the RF2469.

The currents were calculated using the following equations.
LNA1 current $(R 1)=$ Total Current $(L N A 1=E N=1, L N A 2=0)-$ Total Current $(E N=1, L N A 1=L N A 2=0)+1.6$
1.6 is the bypass current of LNA1

Mixer/LNA2 current (R2) = Total Current (LNA1 = 0 , LNA2 $=E N=1$ )-Total Current $(L N A 1=L N A 2=0, E N=1)+1.4+10.2$ 1.4 is the bypass current of LNA2; 10.2 is the mixer (LO buffer included)

Mixer Only current (R5) = Total Current (EN=LNA2=1, LNA1 = 0) - 4.5
4.5 is the bypass current of the LNA1 $(1.6 \mathrm{~mA})+$ LNA2 high mode current $(2.9 \mathrm{~mA})$

RFMD chose a low current configuration of the RF2469, by using R1 $=3 \mathrm{k} \Omega$, $\mathrm{R} 2=3.6 \mathrm{k} \Omega$, and $R 5=1 \mathrm{k} \Omega$ in the evaluation board, and the following lab results over temperature were obtained.

LNA1 High Mode

| Temp <br> $\left({ }^{\circ} \mathbf{C}\right)$ | Frequency <br> $(\mathbf{M H z})$ | $\mathbf{P}_{\mathbf{\prime N}}$ <br> $(\mathbf{d B m})$ | $\mathbf{V}_{\mathbf{C C}}$ <br> $\left(\mathbf{V}_{\mathbf{D C}}\right)$ | Gain <br> $(\mathbf{d B})$ | IIP3 <br> $(\mathbf{d B m})$ | Noise Figure <br> $(\mathbf{d B})$ | Total <br> Current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -30 | 2140 | -25 | 2.78 | +7.97 | -3.78 | +1.72 | +11.33 |
| +25 | 2140 | -25 | 2.78 | +8.81 | +2.32 | +1.95 | +12.36 |
| +85 | 2140 | -25 | 2.78 | +9.70 | +7.71 | +2.37 | +16.45 |

Total Current $(\mathrm{mA})$ is when LNA1BYP $=$ LNA2BYP2 $=\mathrm{EN}=1$.

Mixer/LNA2 BYP High Mode

| Temp <br> $\left({ }^{\circ} \mathbf{C}\right)$ | Frequency <br> $(\mathbf{M H z})$ | $\mathbf{P}_{\mathbf{I N}}$ <br> $(\mathbf{d B m})$ | LO Frequency <br> $(\mathbf{M H z})$ | $\mathbf{P}_{\mathbf{I N}} \mathbf{L O}$ <br> $(\mathbf{d B m})$ | $\mathbf{V}_{\mathbf{C C}}$ <br> $\left(\mathbf{V}_{\mathbf{D C}}\right)$ | Gain <br> $(\mathbf{d B})$ | IIP3 <br> $(\mathbf{d B m})$ | Noise Figure <br> $(\mathbf{( d B})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -30 | 2140 | -25 | 2330 | -10 | 2.78 | +18.73 | -8.16 | +3.98 |
| +25 | 2140 | -25 | 2330 | -10 | 2.78 | +17.74 | +5.13 | +4.54 |
| +85 | 2140 | -25 | 2330 | -10 | 2.78 | +16.67 | -3.66 | +5.19 |



Mixer Gain, Noise Figure and IIP3 versus $\mathrm{I}_{\mathrm{CC}}$ -


Mixer Gain, Noise Figure and IIP3 versus $\mathrm{I}_{\mathrm{CC}}$ -


Resistor (R1) versus $I_{C C}(m A)$ - LNA Only


Resistor (R2) versus $\mathrm{I}_{\mathrm{CC}}-$ Mixer/LNA2 BYP High
(LO=2330MHz @ -10dBm)


Resistor (R5) versus $\mathrm{I}_{\mathrm{Cc}}$ - Mixer/LNA2 BYP High


RF2469 Preliminary

8

