RF2466

## Typical Applications

- CDMA/FM Cellular Systems
- Supports Dual-Mode AMPS/CDMA
- Supports Dual-Mode TACS/CDMA
- General Purpose Downconverter
- Commercial and Consumer Systems
- Portable Battery-Powered Equipment


## Product Description

The RF2466 is a receiver dual downconverter designed for the receive section of dual-mode CDMA/FM cellular applications. It is designed to downconvert RF signals while providing 14 dB gain in CDMA mode and 7 dB gain in FM mode. Also, it features IF output selection and power down mode. Noise Figure, IP3, and other specs are designed to be compatible with the IS-95 Interim Standard for CDMA cellular communications. The IC is manufactured on an advanced Silicon Bipolar process.

Optimum Technology Matching ${ }^{\circledR}$ A pplied $\square$ Si BJT $\quad \square$ GaAs HBT $\quad \square$ GaAs MESFETSi Bi-CMOSSiGe HBTSi CMOS


Functional Block Diagram


Package Style: LCC, 16-Pin, 4×4

## Features

- Dual Mode CDMA/AMPS
- Dual Mode JCDMA/TACS
- Digitally Selectable IF Outputs
- 500 MHz to 1100 MHz Operation
- Power Down Mode


## Ordering Information

| RF2466 | 3V CDMA/FM Mixer |
| :--- | :--- |
| RF2466 PCBA | Fully Assembled Evaluation Board |

RF2466

Absolute Maximum Ratings

| Parameter | Rating | Unit |
| :--- | :---: | :---: |
| Supply Voltage | -0.5 to +5 | $\mathrm{~V}_{\mathrm{DC}}$ |
| Operating Ambient Temperature | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

| Parameter | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |
| Overall | $\begin{gathered} 12.5 \\ 5 \end{gathered}$ | $\begin{gathered} 200 \text { to } 1000 \\ 500 \text { to } 1100 \\ 0.1 \text { to } 250 \end{gathered}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}, \mathrm{RF}=881 \mathrm{MHz}, \\ & \mathrm{LO}=966 \mathrm{MHz} @ 0 \mathrm{dBm}, \mathrm{IF} 1=\mathrm{CDMA}, \\ & \mathrm{IF} 2=\mathrm{FM} \end{aligned}$ |
| RF Frequency Range |  |  |  |  |  |
| LO Frequency Range |  |  |  |  |  |
| IF Frequency Range |  |  |  | $\mathrm{MHz}$ |  |
| Conversion Gain |  | 14 |  | dB | IF 1, $1 \mathrm{k} \Omega$ balanced load. |
|  |  | 7 |  | dB | IF2, $870 \Omega$ load. |
| Noise Figure |  | 9 |  | dB | IF1 single sideband. |
|  |  | 10.5 |  | dB | IF2 single sideband |
| Input VSWR |  | <1.5:1 |  |  | IF1 with external matching |
| Input IP3 |  | <2:1 |  |  | IF2 with external matching |
|  | +3+3 | +7 |  | dBm | IF1 |
|  |  | +7 |  | dBm | IF2 |
| Input P1dB |  | -7 |  | dBm | IF1 |
|  |  | -4 |  | dBm | IF2 |
| MIX IN to IF1, IF2 Rejection IF1, IF2 Output Freq. Range |  | 35 |  | dB | With external IF interface network <br> IF 1, balanced, open collector <br> IF2, single ended, with external inductor. |
|  |  | 70 to 100 |  | MHz |  |
| Output Impedance |  | $>1$ $870$ |  | $\mathrm{k} \Omega$ |  |
| LO Input | -10 |  | 0 | $\begin{gathered} \mathrm{dBm} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ | IF1 with external matching network IF2 with external matching network |
| LO Input Range |  | -3 |  |  |  |
| LO IN to RF Input Rejection |  | 20 |  |  |  |
| LO IN to IF1, IF2 Rejection |  | 15 |  |  |  |
| LO Input VSWR |  | <2:1 |  |  |  |
|  |  |  |  |  |  |
| Power Supply <br> Voltage <br> Current Consumption | 2.7 |  |  |  |  |
|  |  | 3.0 | 4.0 | V |  |
|  |  | 16 | 21 | mA | IF1 selected |
|  |  | 12 | 16 | mA | IF2 selected |
|  |  |  | 5 | $\mu \mathrm{A}$ | ENABLE $=0$ |


| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :---: | :---: |
| 1 | GND | Ground connection. For best performance, keep traces physically short and connect immediately to ground plane. |  |
| 2 | IF SELECT | Control line for IF out select. A logic "low" enables the FM output. A logic "high" enables the CDMA output. The threshold voltage is 1.6 V , and the pin draws less than $50 \mu \mathrm{~A}$ when selected. |  |
| 3 | PD | Power down pin. A logic "low" (<1.6V) turns the part off. A logic "high" ( $>1.6 \mathrm{~V}$ ) turns the part on. In addition, pin 2 (IF SELECT) should also be taken low during power down. |  |
| 4 | LO+ | Mixer LO balanced input pin. For single-ended input operation, this pin is used as an input and pin 5 is bypassed to ground. |  |
| 5 | LO- | Same as pin 4 except complementary input. | See pin 4. |
| 6 | GND | Ground connection for the mixer. For best performance, keep traces physically short and connect immediately to ground plane. |  |
| 7 | MIXER IN | Mixer RF input pin. This pin is internally DC-biased and should be DC blocked if connected to a device with DC present. External matching network sets RF and IF impedance for optimum performance. |  |
| 8 | BYPASS | Internal voltage reference. External RF and IF bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. |  |
| 9 | GND | Same as pin 1. |  |
| 10 | GND | Same as pin 1. |  |
| 11 | VCC | Supply voltage for the mixers, bias circuits, and control logic. External RF and IF bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. |  |
| 12 | FM- | Same as pin 13, except complimentary output. For typical single ended operation, this pin is connected directly to $\mathrm{V}_{\mathrm{CC}}$ | See pin 13. |
| 13 | FM+ | FM IF output pin. This is a balanced output, but is typically used as a single-ended output. The internal circuitry, in conjunction with an external matching/bias inductor to $\mathrm{V}_{\mathrm{CC}}$, sets the operating impedance. This inductor is typically incorporated in the matching network between the output and IF filter. The net output impedance, including the external inductor, is about $870 \Omega$ at 85 MHz . Because this pin is biased to $V_{C C}$, a DC blocking capacitor must be used if the IF filter input has a DC path to ground. See Application Schematic. |  |
| 14 | GND | Same as pin 1. |  |
| 15 | CDMA+ | CDMA IF output pin. This is a balanced output. The internal circuitry, in conjunction with an external matching/bias inductor to $\mathrm{V}_{\mathrm{CC}}$, sets the operating impedance. This inductor is typically incorporated in the matching network between the output and IF filter. The net output impedance, including the external inductor, at 85 MHz is higher than $1 \mathrm{k} \Omega$, even though the part is designed to drive a $1 \mathrm{k} \Omega$ load. Because this pin is biased to $\mathrm{V}_{\mathrm{CC}}$, a DC blocking capacitor must be used if the IF filter input has a DC path to ground. See Application Schematic. |  |
| 16 | CDMA- | Same as pin 15, except complementary output. | See pin 15. |

RF2466

| Pin | Function | Description | Interface Schematic |
| :---: | :---: | :--- | :--- |
| Pkg <br> Base | GND | Ground connection. The backside of the package should be soldered to <br> a top side ground pad which is connected to the ground plane with mul- <br> tiple vias. |  |

## 6

RF2466

## Application Schematic



## RF2466

## Evaluation Board Schematic

 (Download Bill of Materials from www.rfmd.com.)
## 6

MIXERS


L12: 3 turns \#30 AWG (Green)
L34: 12 turns \#32 AWG (Red)
One turn = one pass through BOTH holes.
Winding starts and finishes on same end of core.
L12 and L34 exit opposite ends of core
F1: filter

| Enable | IF Select | Stage |
| :---: | :---: | :---: |
| 0 | 0 | Off |
| 0 | 1 | Off |
| 1 | 0 | FM |
| 1 | 1 | CDMA |

## Evaluation Board Layout Board Size 3.070" x 2.928"

Board Thickness 0.056", Board Material FR-4, Multi-Layer





FM Gain and Noise Figure



