

Preliminary

RF2192


3V 900MHZ LINEAR POWER AMPLIFIER


Typical Applications

- 3V CDMA/AMPS Cellular Handsets
- 3V JCDMA Cellular Handsets
- 3V CDMA2000 Cellular Handsets
- 3V TDMA/GAIT Cellular Handsets
- Spread-Spectrum Systems
- Portable Battery-Powered Equipment

Product Description

The RF2192 is a high-power, high-efficiency linear amplifier IC targeting 3V handheld systems. The device is manufactured on an advanced Gallium Arsenide Heterojunction Bipolar Transistor (HBT) process, and has been designed for use as the final RF amplifier in dual-mode 3V CDMA/AMPS and CDMA2000 handheld digital cellular equipment, spread-spectrum systems, and other applications in the 800MHz to 960MHz band. The RF2192 has a low power mode to extend battery life under low output power conditions. The device is packaged in a 16 pin, 4mmx4mm leadless chip carrier.






NOTES:

- Shaded Pin is Lead 1.
- Dimension applies to plated terminal and is measured 0.10 mm and 0.25 mm from terminal tip.
- The terminal flucture and u.c. mm from terminal flucture and terminal numbering conv shall conform to JESD 95-1 SPP-012. Details of termin identifier are optional, but must be located within the z indicated. The identifier may be either a mold or marke feature.
- 4 Pins 1 and 9 are fused. 5 Package Warpage: 0.05 max.

Optimum Technology Matching® Applied

- ☐ Si BJT
 ☐ Si Bi-CMOS
- ▼ GaAs HBT
- ☐ GaAs MESFET
- ☐ Si Bi-CMOS ☐ SiGe HBT ☐ Si CMOS



Functional Block Diagram

Package Style: LCC, 16-Pin, 4x4

Features

- Single 3V Supply
- 29dBm Linear Output Power
- 37% Linear Efficiency
- Low Power Mode
- 45 mA idle current
- 47% Peak Efficiency 31 dBm Output

Ordering Information


RF2192 3V 900MHz Linear Power Amplifier RF2192 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA

Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Absolute Maximum Ratings

g-						
Parameter	Rating	Unit				
Supply Voltage (RF off)	+8.0	V_{DC}				
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V_{DC}				
Mode Voltage (V _{MODE})	+4.2	V_{DC}				
Control Voltage (V _{REG})	+3.0	V_{DC}				
Input RF Power	+10	dBm				
Operating Case Temperature	-30 to +110	℃				
Storage Temperature	-30 to +150	°C				
Moisture Sensitivity	Modified JEDEC Level 2					



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Farameter	Min.	n. Typ.		Unit	Condition	
High Power State					Case T=25°C, V _{CC} =3.4V, V _{REG} = 2.85V,	
(V _{MODE} Low)					V _{MODE} =0 V to 0.5 V, Freq=824MHz to 849MHz (unless otherwise specified)	
Frequency Range	824		849	MHz		
Linear Gain	27	30		dB		
Second Harmonic		-33		dBc		
Third Harmonic		<-60		dBc		
Maximum Linear Output Power (CDMA Modulation)	29			dBm		
Total Linear Efficiency		37		%	P _{OUT} =29dBm	
Adjacent Channel Power Rejection		-48	-44	dBc	ACPR @ 885kHz	
		-58	-56	dBc	ACPR @ 1980kHz	
Input VSWR		2:1				
Output VSWR			10:1		No damage.	
			6:1		No oscillations. >-70dBc	
Noise Power		-133		dBm/Hz	At 45MHz offset	
Low Power State					Case T=25 °C, V _{CC} =3.4 V, V _{REG} =2.85 V,	
(V _{MODE} High)					V _{MODE} =1.8V to 3V, Freq=824MHz to	
					849MHz (unless otherwise specified)	
Frequency Range	824		849	MHz		
Linear Gain	19	22		dB		
Second Harmonic		-33		dBc		
Third Harmonic		<-60		dBc		
Maximum Linear Output Power (CDMA Modulation)	16	20		dBm		
Max I _{CC}		150		mA	P _{OUT} =+16dBm (all currents included)	
Adjacent Channel Power Rejection		-48	-46	dBc	ACPR @ 885kHz	
		<-60	-58	dBc	ACPR @ 1980kHz	
Input VSWR		2:1				
Output VSWR			10:1		No damage.	
			6:1		No oscillations. >-70dBc	

2-204 Rev A1 010830

High Power State CDMA 2000 1x (V _{MODE} LOW) September 1 September 2 September	Doromotor	Specificati		on	11!1	Condition	
2000 1x (V MODE LOW) Sequency Range Sequency Rang	Parameter -	Min. Typ.	Min	Max.	Unit		
Frequency Range Linear Gain 29	_					Case T=25°C, V _{CC} =3.4V, V _{REG} =2.85V. V _{MODE} =0V to 0.5V, Freq=824MHz to 849MHz (unless otherwise specified)	
Maximum Linear Output Power (CDMA 2000 Modulation)	inear Gain			849			
Section Sect	Maximum Linear Output Power (CDMA 2000 Modulation)	26.5	Output Power 26.5 Modulation)		dBm	2.5dB Backoff included in IS98D CCDF 1% 5.4dB Peak Average Ratio at CCDF 1%	
Pilot+FCH 9600+SCHO 9600 Azimum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejection Acpre Ac			el Power Rejec-				
CDMA 2000 Modulation Adjacent Channel Power Rejection C-60 dBc ACPR @ 885kHz	ilot+FCH 9600+SCHO 9600	<-60	+SCHO 9600		dBc	ACPR @ 1.98MHz	
Adjacent Channel Power Rejection	•	29	•		dBm	4.5dB Peak Average Ratio at CCDF 1%	
Case T = 25°C, V _{CC} = 3.4V, V _{REG} = 2.4 S49 MHz	djacent Channel Power Rejec-	-47	· ·		dBc	ACPR @ 885 kHz	
2000 1x (V _{MODE} HIGH) Frequency Range Linear Gain Pilot+DCCH 9600 Maximum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejection Efficiency Pilot+FCH 9600+SCHO 9600 Maximum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejection 48		<-60			dBc		
Linear Gain 22 dB Pilot+DCCH 9600 Maximum Linear Output Power (CDMA 2000 Modulation) 16 20 dBm 5.4dB Peak to Average Ratio at CCI (CDMA 2000 Modulation) Adjacent Channel Power Rejection -48 dBc ACPR @ 885kHz Efficiency 15 % POUT = 20 dBm Pilot+FCH 9600+SCHO 9600 Maximum Linear Output Power (CDMA 2000 Modulation) 16 20 dBm 4.5dB Peak to Average Ratio at CCI (CDMA 2000 Modulation) Adjacent Channel Power Rejection <-50						Case T=25°C, V _{CC} =3.4 V, V _{REG} =2.85 V. V _{MODE} =1.8 V to 3 V, Freq=824 MHz to 849 MHz	
Maximum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejection Efficiency Pilot+FCH 9600+SCHO 9600 Maximum Linear Output Power (CDMA 2000 Modulation) Adjacent Channel Power Rejection 16 20 dBc ACPR @ 885 kHz dBc ACPR @ 1.98 MHz Pout=20 dBm 4.5 dB Peak to Average Ratio at CCI dBm 4.5 dB Peak to Average Ratio at CCI	inear Gain	-		849			
Adjacent Channel Power Rejection 48 <p< td=""><td>laximum Linear Output Power</td><td>16 20</td><td>Output Power 16</td><td></td><td>dBm</td><td>5.4dB Peak to Average Ratio at CCDF 1%</td></p<>	laximum Linear Output Power	16 20	Output Power 16		dBm	5.4dB Peak to Average Ratio at CCDF 1%	
Case T=25°C, V _{CC} =3.4V, V _{REG} =2.85 Case T=25°C, V _{CC} =3.4V, V _{REG} =2.84 V _{MODE} =0V to 0.5V, Freq=824MHz	djacent Channel Power Rejec-	-48	· ·		dBc	ACPR @ 885 kHz	
Maximum Linear Output Power (CDMA 2000 Modulation) 16 20 dBm 4.5dB Peak to Average Ratio at CCI 4.5d							
Adjacent Channel Power Rejection	laximum Linear Output Power	16 20	Output Power 16		dBm	4.5dB Peak to Average Ratio at CCDF 1%	
FM Mode Case T=25°C, V _{CC} =3.4V, V _{REG} =2.8 V _{MODE} =0V to 0.5V, Freq=824MHz	djacent Channel Power Rejec-	<-50			dBc	ACPR @ 885 kHz	
FM Mode V _{MODE} =0V to 0.5V, Freq=824MHz		<-65			dBc		
I I I SAYIVIAZ (UNIESS OTNETWISE SPECITIED	M Mode					Case T=25°C, V _{CC} =3.4 V, V _{REG} =2.85 V, V _{MODE} =0 V to 0.5 V, Freq=824MHz to 849MHz (unless otherwise specified)	
Frequency Range 824 849 MHz	requency Range	824	e 824	849	MHz	- 12 (d	
Gain 30 dB	Bain						
Second Harmonic -33 dBc			С				
Third Harmonic <-60 dBc							
Max CW Output Power 31 32 dBm	•					D 04 dD as (see a see (
Total Efficiency (AMPS mode) 47 % P _{OUT} =31 dBm (room temperature)			AIVIPS mode)		%	P _{OUT} =31 dBm (room temperature)	
Input VSWR 2:1		2:1		40:4		No domana	
Output VSWR 10:1 No damage. No oscillations. > -70 dBc	utput vovk						

Note: DCCH: Dedicated Control Channel

FCH: Fundamental Channel
CCDF: Complementary Cumulative Distribution Function

Daramatar		Specification			O and distant	
Parameter	Min.	Тур.	Max.	Unit	Condition	
DC Supply						
Supply Voltage	3.0	3.4	4.2	V	The maximum power out for V _{CC} =3.0V is 28dBm.	
Quiescent Current		160		mA	V_{MODE} =Low	
		45	70	mA	V_{MODE} =High	
V _{REG} Current			10	mA		
V _{MODE} Current			1	mA		
Turn On/Off Time			<40	μs	Time between V_{REG} turned on and PA reaching full power. Turn on/off time can be reduced by lowering the bypass capacitor value on the V_{REG} line.	
Total Current (Power Down)			10	μΑ	V_{REG} =Low	
V _{REG} "Low" Voltage	0		0.5	V		
V _{REG} "High" Voltage	2.75	2.85	2.95	V		
V _{MODE} "Low" Voltage	0		0.5	V		
V _{MODE} "High" Voltage	1.8	2.85	3.0	V		

2-206 Rev A1 010830


RF2192

Preliminary

Pin	Function	Description	Interface Schematic
1	GND	Ground connection.	
2	GND	Ground connection.	
3	GND	Ground connection.	
4	RF IN	RF input. An external 100 pF series capacitor is required as a DC block. In addition, shunt inductor and series capacitor are required to provide 2:1 VSWR.	VCC1 100 pF RF IND From Bias GND1 Stages
5	VREG1	Power Down control for first stage. Regulated voltage supply for amplifier bias. In Power Down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5 V).	
6	VMODE	For nominal operation (High Power Mode), V _{MODE} is set LOW. When set HIGH, the driver and final stage are dynamically scaled to reduce the device size and as a result to reduce the idle current.	
7	VREG2	Power Down control for the second stage. Regulated voltage supply for amplifier bias. In Power Down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5V).	
8	BIAS GND	Bias circuitry ground. See application schematic.	
9	GND	Ground connection.	
10	RF OUT	RF output and power supply for final stage. This is the unmatched collector output of the second stage. A DC block is required following the matching components. The biasing may be provided via a parallel L-C set for resonance at the operating frequency of 824MHz to 849MHz. It is important to select an inductor with very low DC resistance with a 1A current rating. Alternatively, shunt microstrip techniques are also applicable and provide very low DC resistance. Low frequency bypassing is required for stability.	RF OUT From Bias = Stages
11	RF OUT	Same as pin 10.	See pin 10.
12	RF OUT	Same as pin 10.	
13	2FO	Harmonic trap. This pin connects to the RF output but is used for providing a low impedance to the second harmonic of the operating frequency. An inductor or transmission line resonating with an on chip capacitor at 2fo is required at this pin.	
14	VCC BIAS	Power supply for bias circuitry. A 100pF high frequency bypass capacitor is recommended.	
15	VCC1	Power supply for first stage.	
16	VCC1	Same as Pin 15.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with multiple vias. The pad should have a short thermal path to the ground plane.	

Evaluation Board Schematic US - CDMA

(Download Bill of Materials from www.rfmd.com.)




2-208 Rev A1 010830


POWER AMPLIFIERS


Evaluation Board Layout


2.0" x 2.0"

Board Thickness 0.031", Board Material FR-4, Multi-Layer, Ground Plane at 0.015"









2

OWER AMPLIFIERS

2-210 Rev A1 010830