

## Single-Chip Low-Power FM Receiver for Portable Devices

### General Description

The QN8075 is a high performance, low power; full-featured single-chip stereo FM receiver designed for mini-speakers, MP3 players. It integrates FM receive functions, auto-seek and clear channel scan. Advanced digital architecture enables superior receiver sensitivity and crystal clear audio.

With its small footprint, minimal external component count and multiple crystal clock frequency support, the QN8075 is easy to integrate into a variety of small form-factor low power portable applications.


### Key Features

- **Worldwide FM Band Coverage**
  - 60 MHz to 108 MHz full band tuning in 50/100/200 kHz step sizes
  - 50/75  $\mu$ s de-emphasis
- **Ease of Integration**
  - Small footprint, available in SOP16 and SSOP16 package
  - 32.768 kHz and Multiple MHz crystal and direct clock input supported
  - I<sup>2</sup>C control interface
- **Very Low Power Consumption**
  - 12.8mA typical
  - VCC: 2.7~5.0V, integrated LDO, support battery direct connection
  - Power saving Standby mode
  - Low shutdown leakage current
  - Accommodate 1.6~3.6V digital interface
- **Direct Earphone Driving**
- **Adaptive Noise Cancellation**
  - Integrated adaptive noise cancellation (SNC, HCC, SM)
- **Volume Control**
- **High Performance**
  - Superior sensitivity, 1.4  $\mu$ V<sub>EMF</sub>
  - 65dB stereo SNR, 0.03% THD
  - Improved auto channel seek and fast tune
  - L/R separation 44dB
- **Robust Operation**
  - -25<sup>o</sup>C to +85<sup>o</sup>C operation
  - ESD protection on all input and output pads
- **1 KHz Tone Generator Inside**

### Typical Applications

- Portable Audio & Media Players
- Portable radios
- Mini-speakers

#### QN8075 Functional Blocks:



**CONTENTS**

1 Pin Assignment.....3

2 Electrical Specifications .....4

3 Functional Description .....9

    3.1 FM Receiver .....9

    3.2 Audio Processing.....10

    3.3 Auto Seek (CCA).....11

4 Control Interface Protocol .....12

5 Typical Application Schematic.....13

6 Ordering Information.....14

7 Package Description .....15

8 Solder Reflow Profile .....18

    8.1 Package Peak Reflow Temperature .....18

    8.2 Classification Reflow Profiles .....18

    8.3 Maximum Reflow Times .....19

**REVISION HISTORY**

REVISION	CHANGE DESCRIPTION	DATE
0.1	Draft	2011-7-14
0.2	Modified parameters according to test report	2011-8-23

# 1 Pin Assignment

(Top View)




Figure 1 QN8075 Pin Out SOP16/SSOP16

Table 1: Pin Descriptions

SOP16/SSOP16	NAME	DESCRIPTION
1/2/3/11/15/16	NC	No connect
5/6/14	GND	Ground
4	RFI	FM Receiver RF input
7	SCL	Clock for I <sup>2</sup> C serial bus.
8	SDA	Bi-directional data line for I <sup>2</sup> C serial bus.
9	XCLK	Clock input
10	VCC	Voltage supply
12	ALO	Analog audio output – left channel
13	ARO	Analog audio output – right channel

## 2 Electrical Specifications

**Table 2: Absolute Maximum Ratings**

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{bat}$	Supply voltage	VCC to GND	-0.3	5	V
$V_{IO}^1$	Logic signal level	SCL, SDA to GND	-0.3	3.6	V
$T_s$	Storage temperature		-55	+150	°C
Notes: 1. $V_{IO}$ is pulled up externally via resistors.					

**Table 3: Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{cc}$	Supply voltage	VCC to GND	2.7	3.3	5.0	V
$T_A$	Operating temperature		-25		+85	°C
$RF_{in}$	RF input level <sup>1</sup>	Peak input voltage			0.3	V
$V_{IO}^2$	Digital I/O voltage		1.6		3.6	V
Notes: 1. At RF input pin, RFI. 2. $V_{IO}$ is pulled up externally via resistors.						

**Table 4: DC Characteristics**(Typical values are at V<sub>cc</sub> = 3.3V and T<sub>A</sub> = 25°C).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RX</sub>	Receive mode supply current			12.8		mA
I <sub>IDLE</sub>	Idle mode supply current	Idle mode		660		μA
I <sub>STBY</sub>	Standby mode supply current	Standby mode		58		μA
<b>Interface</b>						
V <sub>OH</sub>	High level output voltage		0.9*V <sub>IO</sub> <sup>1</sup>			V
V <sub>OL</sub>	Low level output voltage				0.1*V <sub>IO</sub> <sup>1</sup>	V
V <sub>IH</sub>	High level input voltage		1.1			V
V <sub>IL</sub>	Low level input voltage				0.3	V
Notes:						
1. V <sub>IO</sub> is pulled up externally via resistors.						

**Table 5: AC Characteristics**(Typical values are at V<sub>cc</sub> = 3.3V and T<sub>A</sub> = 25°C).

SYMBOL	PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNIT
F <sub>xtal</sub>	Clock frequency		0.032768 -40 <sup>1</sup>			MHz
F <sub>xtal_err</sub>	Clock frequency accuracy	Over temperature, and aging	-50		50	ppm
Notes:						
1. See also XTAL_DIV[10:0], PLL_DLT[12:0]						

**Table 6: Receiver Characteristics**(Typical values are at  $V_{CC} = 3.3V$ ,  $f_{carrier}=88\text{ MHz}$  and  $T_A = 25^\circ C$ ).

SYMBOL	PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNIT
$S_{RX}$	FM sensitivity	$(S+N)/N = 26\text{dB}$		1.4		$\mu V_{EMF}$
IP3	Input referred IP3	At maximum gain		120		$\text{dB}\mu V$
$Re_{JAM}$	AM suppression			52		dB
$R_{in}$	RF input impedance	At pin RFI		5		$k\Omega$
$S_{RX\_Adj}$	Adjacent channel rejection	200 kHz offset		49		dB
$S_{RX\_Alt}$	Alternate channel rejection	400 kHz offset		62		dB
$SNR_{audio\_in}$	Audio SNR	MONO, $\Delta f = 22.5\text{ kHz}^1$		58		dB
		STEREO, $\Delta f = 67.5\text{ kHz}$ , $\Delta f_{pilot} = 6.75\text{ kHz}$		67		
$THD_{audio\_in}$	Audio THD	MONO, $\Delta f = 75\text{ kHz}$		0.04		%
		STEREO, $\Delta f = 67.5\text{ kHz}$ , $\Delta f_{pilot} = 6.75\text{ kHz}$		0.03		%
$\alpha_{LR\_in}$	L/R separation			47		dB
$Att_{Pilot}$	Pilot rejection			70		dB
$B_{LR}$	L/R channel imbalance	L and R channel gain imbalance at 1 kHz offset from DC			1	dB
$\tau_{emph}^1$	De-emphasis time constant	PETC = 1	71.3	75	78.7	$\mu s$
		PETC = 0	47.5	50	52.5	$\mu s$
$V_{audio\_out}$	Audio output voltage	Peak-Peak, single ended		1	1	V
$R_{LOAD}$	Audio output Loading Resistance		32			$\Omega$
$C_{LOAD}$	Audio output loading capacitance				20	pF
$RSSI_{err}$	RSSI uncertainty		-3		3	dB
$THD_{driver}$	Audio THD after earphone driver	$R_{LOAD}=32\Omega$ , 1 $V_{pp}$ output		0.05		%
		$R_{LOAD}=1k\Omega$ , 1 $V_{pp}$ output		0.03		
Notes:						
1. Guaranteed by design.						


**Table 7: Timing Characteristics**(Typical values are at  $V_{CC} = 3.3V$  and  $T_A = 25^\circ C$ ).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$\tau_{\text{pup}}$	Chip power-up time <sup>1</sup>	From power up to register access.			20	ms
$\tau_{\text{chsw}}$	Channel switching time <sup>1</sup>	From any channel to any channel.			200	ms
<b>Receiver Timing</b>						
$\tau_{\text{wkup}}$	Wake-up time from standby to receive	Standby to RX mode.		200		ms
$\tau_{\text{tune}}$	Tune time	Per channel during CCA.		50		ms
Notes:						
1. Guaranteed by design.						

**Table 8: I<sup>2</sup>C Interface Timing Characteristics**

(Typical values are at V<sub>cc</sub> = 3.3V and T<sub>A</sub> = 25°C).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{SCL}}$	I <sup>2</sup> C clock frequency				400	kHz
$t_{\text{LOW}}$	Clock Low time		1.3			μs
$t_{\text{HI}}$	Clock High time		0.6			μs
$t_{\text{ST}}$	SCL input to SDA falling edge start <sup>1,3</sup>		0.8			μs
$t_{\text{STHD}}$	SDA falling edge to SCL falling edge start <sup>3</sup>		0.8			μs
$t_{\text{rc}}$	SCL rising edge <sup>3</sup>	Level from 30% to 70%			300	ns
$t_{\text{fc}}$	SCL falling edge <sup>3</sup>	Level from 70% to 30%			300	ns
$t_{\text{dtHD}}$	SCL falling edge to next SDA rising edge <sup>3</sup>		20			ns
$t_{\text{dtc}}$	SDA rising edge to next SCL rising edge <sup>3</sup>				900	ns
$t_{\text{stp}}$	SCL rising edge to SDA rising edge <sup>2,3</sup>		0.6			μs
$t_{\text{w}}$	Duration before restart <sup>3</sup>		1.3			μs
$C_{\text{b}}$	SCL, SDA capacitive loading <sup>3</sup>			10		pF
Notes:						
1. Start signaling of I <sup>2</sup> C interface.						
2. Stop signaling of I <sup>2</sup> C interface.						
3. Guaranteed by design.						



**Figure 2 I<sup>2</sup>C Serial Control Interface Timing Diagram**



### 3 Functional Description

The QN8075 is a high performance, low power, single chip FM receiver IC that supports worldwide FM broadcast band (60 to 108MHz).




Figure 3 QN8075 Functional Blocks

The QN8075 integrates FM receive functions, including RF front-end circuits (LNA, Mixer and channel selective filter etc), a fully digitized FM demodulator, MPX decoder, de-emphasis and audio processing (SM, HCC, and SNC). Advanced digital architecture enables superior receiver sensitivity and crystal clear audio. The QN8075's Auto Seek function enables automatically selecting the channel of better sound quality.

The QN8075 supports a small footprint, high level of integration and multiple crystal clock frequencies. These features make it easy to be integrated into a variety of small form-factor, low-power portable applications. Low phase noise digital synthesizers and extensive on-chip auto calibration ensures robust and consistent performance over temperature and process variations. An integrated voltage regulator enables direct connection to a Li-ion battery and provides high PSRR for superior noise suppression. A low-power IDLE and Standby mode extends battery life.


#### 3.1 FM Receiver

The QN8075 receiver uses a highly digitized low-IF architecture, allowing for the elimination of external components and factory adjustments.

The received RF signal is first amplified by an integrated LNA and then down converted to an intermediate frequency (IF) via a quadrature mixer. To improve image rejection (IMR), the quadrature mixer can be programmed to be at high-side or low-side injection. An integrated IF channel filter rejects out-of-channel interference signals. AGC is also performed simultaneously to optimize the signal to noise ratio as well as linearity and interference rejection. The filtered signal is digitized and further processed with a digital FM demodulator and MPX decoder. Audio processing is then performed based on received signal quality and channel condition. Two high-quality audio DACs are integrated on chip to drive the audio output.

A receive signal strength indicator (RSSI) is provided and can be read from RSSIDB [7:0]. Figure 4 shows the curve of RSSI vs. different RF input levels. Auto seek utilizes RSSI to search for available channels.

The following figure is measured at FM=88MHz. The RSSI Curve is not varied by FM frequency.



**Figure 4 RSSI vs RF Input**

### 3.2 Audio Processing

The MPX signal after FM demodulation is comprised of left and right channel signal, pilot in the following way:


$$m(t) = [L(t) + R(t)] + [L(t) - R(t)] \sin(4\pi ft + 2\theta_0) + \alpha \sin(2\pi ft + \theta_0)$$

Here, L(t) and R(t) correspond to the audio signals on the left and right channels respectively,  $f = 19$  kHz,  $\theta$  is the initial phase of pilot tone and  $\alpha$  is the magnitude of the pilot tone. In stereo mode, both L and R are recovered by de-MPX. In mono mode, only the L+R portion of audio signal exists. L(t) and R(t) are recovered by de-MPX.

In receive mode, stereo noise cancellation (SNC) for FM only, high cut control (HCC) and soft mute (SM) are supported. Stereo noise suppression is achieved by gradually combining the left and right signals to be a mono signal as the received signal quality degrades. SNC, HCC and SM are controlled by SNR and multipath channel estimation results. The three functions will be archived automatically in the device.

The QN8075 has an integrated mono or stereo audio status indicator. There is also a Read ST\_MO\_RX (Reg04h [0]) bit to get status. In addition, there also is a force mono function to constrain output mono in Reg00h[2].

Two selectable de-emphasis time constants (75us and 50us) supported.



**Figure 5 Audio Response**

The audio output can be muted with the MUTE\_EN (Reg14h[7]) bit and the output can also be replaced by an internally generated 1KHz tone whenever the RFI has a RF signal input.

### 3.3 Auto Seek (CCA)

In receive mode, the QN8075 can automatically tune to stations with good signal quality. The auto seek function is referred to CCA (Clear Channel Assessment).

## 4 Control Interface Protocol

The QN8075 supports the standard I<sup>2</sup>C serial interfaces. At power-on, all register bits are set to default values.

### I<sup>2</sup>C Serial Control Interface

QN8075 provides an I<sup>2</sup>C-compatible serial interface. It consists of two wires; serial bi-directional data line (SDA) and input clock line (SCL). It operates as a slave on the bus and the slave address is 0010000. The data transfer rate on the bus is up to 400 Kbit/s.

SDA must be stable during the high period of SCL, except for start and stop conditions. SDA can only change with SCL being low. A high-to-low transition on SDA while SCL is high indicates a start condition. A low-to-high transition on SDA while SCL is high indicates a stop condition.

An I<sup>2</sup>C master initiates a data transfer by generating a start condition followed by the QN8075 slave address, MSB first, followed by a 0 to indicate a write cycle. After receiving an ACK from the QN8075 (by pulling SDA low), the master sends the sub-address of the register, or the first of a block of registers it wants to write, followed by one or more bytes of data, MSB first.

The QN8075 acknowledges each byte after completion of each transfer. The I<sup>2</sup>C master terminates the write operation by generating a stop condition (P).

The read operation consists of two phases. The first phase is the address phase. In this phase, an I<sup>2</sup>C master initiates a write operation to the QN8075 by generating a start condition (S) followed by the QN8075 slave address, MSB first, followed by a 0 to indicate a write cycle. After receiving ACK from the QN8075, the master sends the sub-address of the register or the first of a block of registers it wants to read. After the cycle is acknowledged, the master terminates the cycle immediately by generating a stop condition (P).

The second phase is the data phase. In this phase, an I<sup>2</sup>C master initiates a read operation to the QN8075 by generating a start condition followed by the QN8075 slave address, MSB first, followed by a 1 to indicate a read cycle. After an acknowledge from the QN8075, the I<sup>2</sup>C master receives one or more bytes of data from the QN8075. The I<sup>2</sup>C master acknowledges the transfer at the end of each byte. After the last data byte to be sent has been transferred from the QN8075 to the master, the master generates a NACK followed by a stop.

The timing diagrams below illustrate both write and read operations.




Figure 6 I<sup>2</sup>C Serial Control Interface Protocol

Notes:

1. The default IC address is 0010000.
2. “20” for a WRITE operation, “21” for a READ operation.

## 5 Typical Application Schematic




Figure 7 Typical Application Schematic

## 6 Ordering Information

Part Number	Description	Package
QN8075-TCNE	The QN8075- TCNE is Single-Chip Low-Power FM receiver.	9.9 x6 mm Body [SOP16]
QN8075-UCNE	The QN8075- UCNE is Single-Chip Low-Power FM receiver.	4.9 x6 mm Body [SSOP16]

Confidential  
Internal Use Only

## 7 Package Description

### 16-Lead plastic Quad Flat, No Lead Package (ML) – 9.9 x6 mm Body [SOP]




Figure 8 QN8075 SOP16 Mechanical Drawing

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.75
A1	0.05	—	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	—	0.48
b1	0.38	0.41	0.43
c	0.21	—	0.26
c1	0.19	0.20	0.21
D	9.70	9.90	10.10
E	5.80	6.00	6.20
E1	3.70	3.90	4.10
e	1.27BSC		
h	0.25	—	0.50
L	0.50	—	0.80
L1	1.05BSC		
ø	0	—	8°





# Carrier Tape Dimensions




Figure 9 9.9x6 SOP16 Carrier Tape

**Notes:**

- 10 sprocket hole pitch cumulative tolerance ±0.2.
- Camber in compliance  $\leq 1\text{mm}/100\text{mm}$ .
- Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
- A0 = 6.70±0.10  
B0 = 10.40±0.10  
K0 = 2.10±0.10

## 8 Solder Reflow Profile

### 8.1 Package Peak Reflow Temperature

QN8075 is assembled in a lead-free SOP16 and SSOP16 packages. Since the geometrical size of QN8075 is  $9.9 \times 6 \times 1.75$  mm and  $4.9 \times 6 \times 1.75$  mm, the volume and thickness is in the category of volume <math>350 \text{ mm}^3</math> and thickness <math>1.6 \text{ mm}</math> in Table 4-2 of IPC/JEDEC J-STD-020C. The peak reflow temperature is:

$$T_p = 260^\circ \text{C}$$

The temperature tolerance is  $+0^\circ\text{C}$  and  $-5^\circ\text{C}$ . Temperature is measured at the top of the package.

### 8.2 Classification Reflow Profiles

Profile Feature		Specification*
Average Ramp-Up Rate (tsmax to tP)		3°C/second max.
Pre-heat:	Temperature Min (T <sub>min</sub> )	150°C
	Temperature Max (T <sub>max</sub> )	200°C
	Time (ts)	60-180 seconds
Time maintained above:	Temperature (T <sub>L</sub> )	217°C
	Time (t <sub>L</sub> )	60-150 seconds
Peak/Classification Temperature (T <sub>p</sub> )		260°C
Time within 5°C of Actual Peak Temperature (t <sub>p</sub> )		20-40 seconds
Ramp-Down Rate		6°C/second max.
Time 25°C to Peak Temperature		8 minutes max.

\*Note: All temperatures are measured at the top of the package.




Figure 1: Reflow Temperature Profile

### 8.3 Maximum Reflow Times

All package reliability tests were performed and passed with a pre-condition procedure that repeat a reflow profile, which conforms to the requirements in Section 8.2, **three (3)** times.