PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS12018-A

FLAT-BASE TYPE
INSULATED TYPE

PS12018-A

INTEGRATED FUNCTIONS AND FEATURES

- 3-Phase IGBT inverter bridge configured by the latest 3rd. generation IGBT and diode technologies.
- Circuit for dynamic braking of motor regenerative energy.
- Inverter output current capability Io (Note 1) :

Type Name	100% load	150% over load
PS12018-A	9.2A (rms)	13.8A (rms), 1min

(Note 1) : The inverter output current is assumed to be sinusoidal and the peak current value of each of the above loading cases is defined as : Iop = Io × $\sqrt{2}$

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:

- For P-Side IGBTs : Drive circuit, High-speed photo-couplers, Short circuit protection (SC), Bootstrap circuit supply scheme (Single drive power supply) and Under-voltage protection (UV).
- For N-Side IGBTs : Drive circuit, Short-circuit protection (SC), Control supply Under voltage and Over voltage protection (OV/UV), System Over temperature protection (OT), Fault output signaling circuit (Fo), and Current-Limit warning signal output (CL).
- For Brake circuit IGBT : Drive circuit.
- Warning and Fault signaling :
  - F_{O1} : Short circuit protection for lower-leg IGBTs and Input interlocking against spurious arm shoot-through.
  - F_{O2} : N-side control supply abnormality locking (OV/UV)
  - F_{O3} : System over-temperature protection (OT).
  - CL : Warning for inverter current overload condition
- For system feedback control : Analogue signal feedback reproducing actual inverter output phase current (3ϕ).
- Input Interface : 5V CMOS/TTL compatible, Schmitt trigger input, and Arm-Shoot-Through interlock protection.

APPLICATION

Acoustic noise-less 3.7kW/AC400V Class 3 Phase inverter and other motor control applications.

PACKAGE OUTLINES



Terminals Assignment:

1	CBU+	31	P
2	CBU–	32	B
3	CBV+	33	N
4	CBV–	34	U
5	CBW+	35	V
6	CBW–	36	W
7	GND		
8	VDL		
9	VDH		
10	CL		
11	FO1		
12	FO2		
13	FO3		
14	CU		
15	CV		
16	CW		
17	UP		
18	VP		
19	WP		
20	UN		
21	VN		
22	WN		
23	Br		

(Fig. 1)

MITSUBISHI ELECTRIC

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS12018-A

FLAT-BASE TYPE
INSULATED TYPE

INTERNAL FUNCTIONS BLOCK DIAGRAM



Note 1) To prevent chances of signal oscillation, a series resistor (1kΩ) coupling at each output is recommended.
Note 2) By virtue of integrating a photo-coupler inside the module, direct coupling to CPU, without any extemal opto or transformer isolation is possible.
Note 3) All outputs are open collector type. Each signal line should be pulled up to plus side of the 5V power supply with approximately 5.1kΩ resistance.
Note 4) The wiring between power DC link capacitor and P/N terminals should be as short as possible to protect the ASIPM against catastrophic high surge voltage.
For extra precaution, a small film snubber capacitor (0.1~0.22μF, high voltage type) is recommended to be mounted close to these P and N DC power input pins.

(Fig. 2)

MAXIMUM RATINGS (Tj = 25°C)

INVERTER PART (Including Brake Part)

Symbol	Item	Condition	Ratings	Unit
V_{CC}	Supply voltage	Applied between P-N	900	V
$V_{CC(surge)}$	Supply voltage (surge)	Applied between P-N, Surge-value	1000	V
V_P or V_N	Each output IGBT collector-emitter static voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	1200	V
$V_{P(S)}$ or $V_{N(S)}$	Each output IGBT collector-emitter surge voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	1200	V
±Ic(±Icp)	Each output IGBT collector current	T_C = 25°C Note : "( )" means Ic peak value	±25 (±50)	A
Ic(Icp)	Brake IGBT collector current		10 (20)	A
I_F(I_{FP})	Brake diode anode current		10 (20)	A

CONTROL PART

Symbol	Item	Condition	Ratings	Unit
V_{DH}, V_{DB}	Supply voltage	Applied between V_{DH}-GND, C_{BU+}-C_{BU-}, C_{BV+}-C_{BV-}, C_{BW+}-C_{BW-}	20	V
V_{DL}	Supply voltage	Applied between V_{DL}-GND	7	V
V_{CIN}	Input signal voltage	Applied between U_P · V_P · W_P · U_N · V_N · W_N · Br-GND	–0.5 ~ V_{DL}+0.5	V
V_{FO}	Fault output supply voltage	Applied between F_{O1} · F_{O2} · F_{O3}-GND	–0.5 ~ 7	V
I_{FO}	Fault output current	Sink current of F_{O1} · F_{O2} · F_{O3}	15	mA
V_{CL}	Current-limit warning output voltage	Applied between CL-GND	–0.5 ~ 7	V
I_{CL}	CL output current	Sink current of CL	15	mA
I_{CO}	Analogue-current-signal output current	Sink current of CU · CV · CW	±1	mA

MITSUBISHI ELECTRIC

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS12018-A

FLAT-BASE TYPE
INSULATED TYPE

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
T_j	Junction temperature	(Note 2)	–20 ~ +125	°C
T_{stg}	Storage temperature	—	–40 ~ +125	°C
T_C	Module case operating temperature	(Fig. 3)	–20 ~ +100	°C
V_{ISO}	Isolation voltage	60 Hz sinusoidal AC for 1 minute, between all terminals and base plate.	2500	Vrms
—	Mounting torque	Mounting screw: M4.0	0.98 ~ 1.47	N·m

Note 2) : The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the ASIPM to ensure safe operation. However, these power elements can endure instantaneous junction temperature as high as 150°C. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is to be provided before use.

CASE TEMPERATURE MEASUREMENT POINT (3mm from the base surface)



(Fig. 3)

THERMAL RESISTANCE

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
$R_{th(jc)Q}$	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	1.6	°C/W
$R_{th(jc)F}$		Inverter FWDi (1/6)	—	—	3.0	°C/W
$R_{th(jc)QB}$		Brake IGBT	—	—	2.9	°C/W
$R_{th(jc)FB}$		Brake FWDi	—	—	5.5	°C/W
$R_{th(c-f)}$	Contact Thermal Resistance	Case to fin, thermal grease applied (1 Module)	—	—	0.031	°C/W

ELECTRICAL CHARACTERISTICS (T_j = 25°C, V_{DH} = 15V , V_{DB} = 15V, V_{DL} = 5V unless otherwise noted)

Symbol	Item	Condition	Ratings			Unit
			Min.	Typ.	Max.	
$V_{CE(sat)}$	Collector-emitter saturation voltage	V_{DL} = 5V, V_{DH} = V_{DB} = 15V Input = ON, T_j = 25°C, I_C = 25A	—	—	3.6	V
V_{EC}	FWDi forward voltage	T_j = 25°C, I_C = –25A, Input = OFF	—	—	3.5	V
$V_{CE(sat)Br}$	Brake IGBT Collector-emitter saturation voltage	V_{DL} = 5V, V_{DH} = 15V Input = ON, T_j = 25°C, I_C = 10A	—	—	3.6	V
V_{FBr}	Brake diode forward voltage	T_j = 25°C, I_F = 10A, Input = OFF	—	—	3.5	V
ton	Switching times	1/2 Bridge inductive, Input = ON	0.40	1.4	2.5	µs
tc(on)		V_{CC} = 600V, I_C = 25A, T_j = 125°C	—	0.60	1.5	µs
toff		V_{DL} = 5V, V_{DH} = 15V, V_{DB} = 15V	—	2.2	4.0	µs
tc(off)		Note : ton, toff include delay time of the internal control circuit.	—	0.9	1.6	µs
trr	FWD reverse recovery time		—	0.2	—	µs
	Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)	V_{CC} ≤ 800V, Input = ON (One-Shot) T_j = 125°C start 13.5V ≤ V_{DH} = V_{DB} = ≤ 16.5V, V_{DL} = 5V	• No destruction • F_O output by protection operation			
	Switching SOA	V_{CC} ≤ 800V, T_j ≤ 125°C, I_C < I_{OL}(CL) operation level, Input = ON, 13.5V ≤ V_{DH} = V_{DB} = ≤ 16.5V, V_{DL} = 5V	• No destruction • No protecting operation • No F_O output			
I_{DH}	V_{DH} Circuit Current	V_{DL} = 5V, V_{DH} = 15V, V_{CIN} = 5V	—	—	150	mA
I_{DL}	V_{DL} Circuit Current	V_{DL} = 5V, V_{DH} = 15V, V_{CIN} = 5V	—	—	50	mA
$V_{th(on)}$	Input on threshold voltage		0.8	1.4	2.0	V
$V_{th(off)}$	Input off threshold voltage		2.5	3.0	4.0	V
R_i	Input pull-up resistor	Integrated between input terminal-V_{DH}	—	150	—	kΩ

MITSUBISHI ELECTRIC

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

PS12018-A

FLAT-BASE TYPE
INSULATED TYPE

ELECTRICAL CHARACTERISTICS (Tj = 25°C, V_{DH} = 15V, V_{DB} = 15V, V_{DL} = 5V unless otherwise noted)

Symbol	Item		Condition		Ratings Min.	Ratings Typ.	Ratings Max.	Unit
f_{PWM}	PWM input frequency		$T_C \le 100°C$, $T_j \le 125°C$		—	—	15	kHz
t_{xx}	Allowable input on-pulse width		V_{DH} = 15V, V_{DL} = 5V, T_C = –20°C ~ +100°C Note 3)		1	—	500	µs
t_{dead}	Allowable input signal dead time for blocking arm shoot-through		Relates to corresponding inputs (Except brake part) T_C = –20°C ~ +100°C		4.0	—	—	µs
t_{int}	Input inter-lock sensing		Relates to corresponding inputs (Except brake part)		—	65	100	ns
V_{CO}	Analogue signal linearity with output current		Ic = 0A	V_{DH} = 15V	1.87	2.27	2.57	V
$V_{C+(200\%)}$			Ic = $I_{OP(200\%)}$	V_{DL} = 5V	0.77	1.17	1.47	V
$V_{C-(200\%)}$			Ic = –$I_{OP(200\%)}$	T_C = –20 ~ 100°C (Fig.4)	2.97	3.37	3.67	V
$\|\Delta V_{CO}\|$	Offset change area vs temperature		V_{DH} = 15V, V_{DL} = 5V, T_C = –20 ~ 100°C		—	15	—	mV
V_{C+}	Analogue signal output voltage limit		Ic > $I_{OP(200\%)}$, V_{DH} = 15V, V_{DL} = 5V (Fig. 4)		—	—	0.7	V
V_{C-}					4.0	—	—	V
$\Delta V_{C(200\%)}$	Analogue signal overall linear variation		$\|V_{CO}$-$V_{C\pm(200\%)}\|$		—	1.1	—	V
r_{CH}	Analogue signal data hold accuracy		Correspond to max. 500µs data hold period only, Ic = $I_{OP(200\%)}$ (Fig. 5)		–5	—	5	%
$t_{d(read)}$	Analogue signal reading time		After input signal trigger point (Fig. 8)		—	3	—	µs
$I_{CL(H)}$	Signal output current of CL operation	Idle	Open collector onput		—	—	1	µA
$I_{CL(L)}$		Active			—	1	—	mA
$\pm I_{OL}$	CL warning operation level		V_{DL} = 5V, V_{DH} = 15V, T_C = –20 ~ 100°C (Note 4)		26.0	32.5	39.0	A
SC	Short circuit current trip level		Tj = 25°C (Fig. 7), (Note 5)		43.0	55.0	—	A
OT	Over tenperature protection	Trip level	V_{DL} = 5V, V_{DH} = 15V		100	110	120	°C
OTr		Reset level			—	90	—	°C
UV_{DB}	Supply circuit under and over voltage protection	Trip level	T_C = –20°C ~ +100°C Tj ≤ 125°C		10.0	11.0	12.0	V
UV_{DBr}		Reset level			10.5	11.5	12.5	V
UV_{DH}		Trip level			11.05	12.00	12.75	V
UV_{DHr}		Reset level			11.55	12.50	13.25	V
OV_{DH}		Trip level			18.00	19.20	20.15	V
OV_{DHr}		Reset level			16.50	17.50	18.65	V
t_{dv}		Filter time			—	10	—	µs
$I_{FO(H)}$	Fault output current	Idle	Open collector output		—	—	1	µA
$I_{FO(L)}$		Active			—	1	—	mA

(Note 3) : (a) Allowable minimum input on-pulse width : This item applies to P-side circuit only.
(b) Allowable maximum input on-pulse width : This item applies to both P-side and N-side circuits excluding the brake circuit.

(Note4) : CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The circuit is reset automatically by the next input signal and thus, it operates on a pulse-by-pulse scheme.

(Note5) : The short circuit protection works instantaneously when a high short circuit current flows through an internal IGBT rising up momentarily. The protection function is, thus meant primarily to protect the ASIPM against short circuit distraction. Therefore, this function is not recommended to be used for any system load current regulation or any over load control as this might, cause a failure due to excessive temperature rise. Instead, the analogue current output feature or the over load warning feature (CL) should be appropriately used for such current regulation or over load control operation. In other words, the PWM signals to the ASIPM should be shut down, in principle, and not to be restarted before the junction temperature would recover to normal, as soon as a fault is feed back from its F_{O1} pin of the ASIPM indicating a short circuit situation.

RECOMMENDED CONDITIONS

Symbol	Item	Condition	Ratings Min.	Ratings Typ.	Ratings Max.	Unit
V_{CC}	Supply voltage	Applied between P-N	—	600	800	V
V_{DH}, V_{DB}	Control supply voltage	Applied between V_{DH}-GND, C_{BU+}-C_{BU-}, C_{BV+}-C_{BV-}, C_{BW+}-C_{BW-}	13.5	15.0	16.5	V
V_{DL}	Control supply voltage	Applied between V_{DL}-GND	4.8	5.0	5.2	V
ΔV_{DH}, ΔV_{DB}, ΔV_{DL}	Supply voltage ripple		–1	—	+1	V/µs
$V_{CIN(on)}$	Input ON voltage		—	—	0.3	V
$V_{CIN(off)}$	Input OFF voltage		4.8	—	—	V
f_{PWM}	PWM Input frequency	Using application circuit	2	10	15	kHz
t_{dead}	Arm shoot-through blocking time	Using application circuit	4.0	—	—	µs

MITSUBISHI ELECTRIC

Fig. 4 OUTPUT CURRENT ANALOGUE SIGNALING LINEARITY



Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING "DATA HOLD" DEFINITION



$$r_{CH} = \frac{V_{CH}(505\mu s) - V_{CH}(5\mu s)}{V_{CH}(5\mu s)}$$

Note ; Ringing happens around the point where the signal output voltage changes state from "analogue" to "data hold" due to test circuit arrangement and instrumentational trouble. Therefore, the rate of change is measured at a 5 µs delayed point.

Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART



Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simultaneously in "LOW" level.
By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and "F_O" signal is outputted. After an "input interlock" operation the circuit is latched. The "F_O" is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input, whichever comes in later.

Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION



Note : Short circuit protection operation. The protection operates with "F_O" flag and reset on a pulse-by-pulse scheme. The protection by gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the "Brake").

Fig. 8 INVERTER OUTPUT ANALOGUE CURRENT SENSING AND SIGNALING TIMING CHART.



Fig. 9 START-UP SEQUENCE

Normally at start-up, Fo and CL output signals will be pulled-up High to V_{DL} voltage (OFF level); however, F_{O1} output may fall to Low (ON) level at the instant of the first ON input pulse to an N-Side IGBT. This can happen particularly when the boot-strap capacitor is of large size. F_{O1} resetting sequence (together with the boot-strap charging sequence) is explained in the following graph



Fig. 10 RECOMMENDED I/O INTERFACE CIRCUIT



a) Boot-strap charging scheme :
Apply a train of short ON pulses at all N-IGBT input pins for adequate charging (pulse width = approx. 20μs number of pulses =10 ~ 500 depending on the boot-strap capacitor size)

b) F_{O1} resetting sequence:
Apply ON signals to the following input pins : Br → Un/Vn/Wn → Up/Vp/Wp in that order.