## DATA SHEET



## PCF2105 <br> LCD controller/driver

Product specification
File under Integrated Circuits, IC12

## CONTENTS

| 1 | FEATURES | 9.4 .2 | C |
| :---: | :---: | :---: | :---: |
| 2 | APPLICATIONS | 9.4.3 | B |
| 3 | GENERAL DESCRIPTION | 9.5 | Cursor/display shift |
| 3 | GENERAL DESCRIPTION | 9.6 | Function set |
| 3.1 | Packages | 9.6.1 | DL (parallel mode only) |
| 3.2 | Available types | 9.6.2 | $N$ and M |
| 4 | ORDERING INFORMATION | 9.7 | Set CGRAM address |
| 5 | BLOCK DIAGRAM | 9.8 | Set DDRAM address |
| 6 | PINNING | 9.9 | Read busy flag and address |
| 6 | PINNING | 9.10 | Write data to CGRAM or DDRAM |
| 7 | PAD FUNCTIONS | 9.11 | Read data from CGRAM or DDRAM |
| 7.1 | RS: Register Select (parallel control) | 10 | INTERFACE TO MICROCONTROLLER |
| 7.2 | R/W: read/write (parallel control) |  | (PARALLEL INTERFACE) |
| 7.3 | E : data bus clock (parallel control) | 11 | INTERFACE TO MICROCONTROLLER |
| 7.4 | DB7 to DB0: data bus (parallel control) |  | ( ${ }^{2} \mathrm{C}$-BUS INTERFACE) |
| 7.5 | C60 to C1: column driver outputs |  |  |
| 7.6 | R32 to R1: row driver outputs | 11.1 | Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus |
| 7.7 | VLCD: LCD power supply | 11.2 | Bit transfer |
| 7.8 | OSC: oscillator | 11.3 | START and STOP conditions |
| 7.9 | SCL: serial clock line | 11.4 | System configuration |
| 7.10 | SDA: serial data line | 11.5 | Acknowledge |
| 7.11 | SAO: address input | 11.6 | $\mathrm{I}^{2} \mathrm{C}$-bus protocol |
| 7.12 | T1: test input | 12 | LIMITING VALUES |
| 8 | FUNCTIONAL DESCRIPTION | 13 | HANDLING |
| 8.1 | LCD bias voltage generator | 14 | DC CHARACTERISTICS |
| 8.2 | Oscillator | 15 | AC CHARACTERISTICS |
| 8.3 | External clock | 16 |  |
| 8.4 | Power-on reset | 16 | TIMING DIAGRAMS |
| 8.5 | Registers | 17 | APPLICATION INFORMATION |
| 8.6 | Busy flag | 17.1 | 4-bit operation, $2 \times 12$ display using internal |
| 8.7 | Address Counter (AC) |  | reset |
| 8.8 | Display Data RAM (DDRAM) | 17.2 | 8 -bit operation, $2 \times 12$ display using internal |
| 8.9 | Character Generator ROM (CGROM) |  | reset |
| 8.10 | Character Generator RAM (CGRAM) | 17.3 | 8 -bit operation, $2 \times 24$ display |
| 8.11 | Cursor control circuit | 17.4 | $\mathrm{I}^{2} \mathrm{C}$-bus operation, $2 \times 12$ display |
| 8.12 | Timing generator | 17.5 | Initializing by instruction |
| 8.13 | LCD row and column drivers | 18 | BONDING PAD LOCATIONS |
| 8.14 | Programming of the MUX rate 1:16 | 18 | BONDING PAD LOCATIONS |
| 8.15 | Programming of the MUX rate 1:32 | 19 | DEFINITIONS |
| 8.16 | Reset function | 20 | LIFE SUPPORT APPLICATIONS |
| 9 | INSTRUCTIONS | 21 | PURCHASE OF PHILIPS I²C COMPONENTS |
| 9.1 | Clear display |  |  |
| 9.2 | Return home |  |  |
| 9.3 | Entry mode set |  |  |
| 9.3.1 | I/D |  |  |
| 9.3 .2 | S |  |  |

## 1 FEATURES

- Single chip Liquid Crystal Display (LCD) controller/driver
- 1 or 2 -line display of up to 24 characters per line, or 2 or 4 -line display of up to 12 characters per line
- $5 \times 7$ character format plus cursor; $5 \times 8$ for kana (Japanese syllabary) and user-defined symbols
- On-chip generation of intermediate LCD bias voltages
- On-chip oscillator requires no external components (external clock also possible)
- Display data RAM: 80 characters
- Character generator ROM: 240 characters
- Character generator RAM: 16 characters
- 4 or 8 -bit parallel bus or 2 -wire $\mathrm{I}^{2} \mathrm{C}$-bus interface ( 400 kHz )
- CMOS and TTL compatible
- 32 row, 60 column outputs
- Multiplex (MUX) rates $1: 32$ and $1: 16$
- Uses common 11-code instruction set
- Logic supply voltage range: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.5$ to 6 V
- Display supply voltage range: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}=3.5$ to 9 V
- Low power consumption
- $\mathrm{I}^{2} \mathrm{C}$-bus address selection (SA0): 011101.


## 2 APPLICATIONS

- Telecom equipment
- Portable instruments
- Point-of-sale terminals.


## 3 GENERAL DESCRIPTION

The PCF2105 integrated circuit is similar to the PCF2114x (described in the "PCF2116 family" data sheet) but does not contain the high voltage generator of that device.


Furthermore, a fast $\mathrm{I}^{2} \mathrm{C}$-bus interface ( 400 kHz ) is provided.

The PCF2105 is optimized for chip-on-glass applications.
A specific letter code ' $M$ ' for a character set is programmed in the Character Generator ROM (CGROM) (see Fig.5).

The PCF2105 is a low power CMOS LCD controller/driver, designed to drive a split screen dot matrix LCD of 1 or 2 lines by 24 characters or 2 or 4 lines by 12 characters with a $5 \times 8$ dot format. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages which results in a minimum of external components and lower system power consumption. To allow partial $\mathrm{V}_{\mathrm{DD}}$ shutdown the ESD protection system of the SCL and SDA pads does not use a diode connected to $V_{D D}$.

The chip contains a character generator and displays alphanumeric and kana characters. The PCF2105 interfaces to most microcontrollers via a 4 or 8 -bit parallel bus, or via the 2 -wire $\mathrm{I}^{2} \mathrm{C}$-bus.

### 3.1 Packages

- PCF2105MU/2: chip with bumps in tray.


### 3.2 Available types

- PCF2105MU/2: character set ' M ' in CGROM.


## 4 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| PCF2105MU/2 | - | chip with bumps in tray | - |

## 5 BLOCK DIAGRAM



Fig. 1 Block diagram.

## LCD controller/driver

## 6 PINNING

| SYMBOL | PAD | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| OSC | 1 | I | oscillator/external clock input |
| $V_{\text {DD }}$ | 2 | - | logic supply voltage |
| SA0 | 3 | I | $\mathrm{I}^{2} \mathrm{C}$-bus address selection input |
| $\mathrm{V}_{\text {SS }}$ | 4 | - | logic ground |
| R8 to R5 | 5 to 8 | O | LCD row driver outputs |
| R32 to R29 | 9 to 12 | O | LCD row driver outputs |
| R24 to R17 | 13 to 20 | O | LCD row driver outputs |
| C60 to C1 | 21 to 80 | 0 | LCD column driver outputs |
| R9 to R16 | 81 to 88 | O | LCD row driver outputs |
| R25 to R28 | 89 to 92 | O | LCD row driver outputs |
| R1 to R4 | 93 to 96 | O | LCD row driver outputs |
| SCL | 97 | I | $\mathrm{I}^{2} \mathrm{C}$-bus serial clock input |
| E | 98 | I | data bus clock input |
| RS | 99 | I | register select input |
| R/W | 100 | 1 | read/write input |
| T1 | 101 | 1 | test input |
| DB7 to DB0 | 102 to 109 | I/O | 8-bit bidirectional data bus input/output |
| SDA | 110 | I/O | $1^{2} \mathrm{C}$-bus serial data input/output |
| $\mathrm{V}_{\text {LCD }}$ | 111 | 1 | LCD supply voltage input |

## 7 PAD FUNCTIONS

### 7.1 RS: Register Select (parallel control)

Bit RS selects the register to be accessed for read and write when the device is controlled by the parallel interface. $R S=0$ selects the instruction register for write and the busy flag and address counter for read. $\mathrm{RS}=1$ selects the data register for both read and write. There is an internal pull-up resistor on pad RS.

## $7.2 \mathrm{R} / \overline{\mathrm{W}}$ : read/write (parallel control)

$R / \bar{W}$ selects either the read $(R / \bar{W}=1)$ or write $(R / \bar{W}=0)$ operation when control is by the parallel interface. There is an internal pull-up resistor on pad $\mathrm{R} / \overline{\mathrm{W}}$.

### 7.3 E: data bus clock (parallel control)

Pad E should be HIGH to signal the start of a read or write operation when the device is controlled by the parallel interface. Data is clocked in or out of the chip on the falling edge of the clock. Note that pad E must be connected to $\mathrm{V}_{\mathrm{SS}}$ (logic 0 ) when $\mathrm{I}^{2} \mathrm{C}$-bus control is used.

### 7.4 DB7 to DB0: data bus (parallel control)

The bidirectional, 3-state data bus transfers data between the system controller and the PCF2105. DB7 acts as the busy flag, signalling that internal operations are not yet completed. In 4-bit operations, DB7 to DB4 are used and DB3 to DB0 must be left open-circuit. There is an internal pull-up resistor on each of the data lines. Note that pads DB7 to DB0 must be left open-circuit when $I^{2} \mathrm{C}$-bus control is used.

### 7.5 C60 to C1: column driver outputs

Pads C60 to C1 output the data for pairs of columns. This arrangement permits optimized Chip-On-Glass (COG) layout for 4 -line by 12 characters.

### 7.6 R32 to R1: row driver outputs

Pads R32 to R1 output the row select waveforms to the left and right halves of the display.

## 7.7 $\quad \mathrm{V}_{\mathrm{LCD}}$ : LCD power supply

Negative power supply for the liquid crystal display.

### 7.8 OSC: oscillator

When the on-chip oscillator is used, pad OSC must be connected to $\mathrm{V}_{\mathrm{DD}}$. An external clock signal, if used, is input at pad OSC.

### 7.9 SCL: serial clock line

Pad SCL is input for the $\mathrm{I}^{2} \mathrm{C}$-bus clock signal.

### 7.10 SDA: serial data line

Pad SDA is input/output for the $\mathrm{I}^{2} \mathrm{C}$-bus data line.

### 7.11 SAO: address input

The hardware subaddress line is used to program the device subaddress for 2 different PCF2105s on the same $\mathrm{I}^{2} \mathrm{C}$-bus.

### 7.12 T1: test input

Pad T1 must be connected to $\mathrm{V}_{\mathrm{SS}}$. Not user accessible.

## 8 FUNCTIONAL DESCRIPTION

Figure 1 shows the block diagram for the PCF2105.
Details are explained in subsequent sections.

### 8.1 LCD bias voltage generator

The intermediate bias voltages for the LCD are generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system power consumption. The optimum levels depend on the multiplex (MUX) rate and are selected automatically when the number of lines in the display is defined.

The optimum value of the LCD operating voltage $\mathrm{V}_{\mathrm{OP}}$ depends on the MUX rate, the LCD threshold voltage $\mathrm{V}_{\text {th }}$ and the number of bias levels. The relationships, together with the discrimination ratio (D) are given in Table 1.

Using a 5-level bias scheme for MUX rate 1:16 allows $\mathrm{V}_{\mathrm{OP}}<5 \mathrm{~V}$ for most LCDs. The effect on the display contrast is negligible.

Table 1 Optimum values for $V_{O P}$

| MUX <br> RATE | NUMBER <br> OF BIAS <br> LEVELS | $\frac{\mathrm{v}_{\text {OP }}}{\mathrm{v}_{\text {th }}}$ | $\mathrm{D}=\frac{\mathrm{V}_{\text {on }}}{\mathrm{V}_{\text {off }}}$ |
| :---: | :---: | :---: | :---: |
| $1: 16$ | 5 | 3.67 | 1.277 |
| $1: 32$ | 6 | 5.19 | 1.196 |

### 8.2 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required. Pad OSC must be connected to $V_{D D}$.

### 8.3 External clock

If an external clock is to be used, it must be input at pad OSC. The resulting display frame frequency is given by $f_{\text {frame }}=\frac{f_{\text {osc }}}{2304}$
A clock signal must always be present, otherwise the LCD may be frozen in a DC state.

### 8.4 Power-on reset

The Power-on reset block initializes the chip after power-on or power failure.

### 8.5 Registers

The PCF2105 has two 8-bit registers, an Instruction Register (IR) and a Data Register (DR). The Register Select (RS) signal determines which register will be accessed.

The IR stores instruction codes such as 'clear display' and 'cursor shift', and address information for the DDRAM and CGRAM. The system controller can write data to but can not read data from the instruction register.

The DR temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM (corresponding to the address in the address counter) is written to the DR prior to being read by the 'read data' instruction.

### 8.6 Busy flag

The Busy Flag (BF) indicates the free or busy status of the PCF2105. Bit $B F=1$ indicates that the chip is busy and further instructions will not be accepted. The BF is output at pad DB7 when bit RS $=0$ and bit $R / \bar{W}=1$. Instructions should only be written after checking that $\mathrm{BF}=0$ or waiting for the required number of clock cycles.

### 8.7 Address Counter (AC)

The AC assigns addresses to the DDRAM and CGRAM for reading and writing and is set by the instructions 'set CGRAM address' and 'set DDRAM address'. After a read/write operation the AC is automatically incremented or decremented by 1. The AC contents are output to the bus (pads DB6 to DB0) when bit RS $=0$ and bit $\mathrm{R} / \overline{\mathrm{W}}=1$.

### 8.8 Display Data RAM (DDRAM)

The DDRAM stores up to 80 characters of display data, represented by 8 -bit character codes. DDRAM locations not used for storing display data can be used as general purpose RAM. The basic DDRAM-to-display mapping scheme is shown in Fig.2. With no display shift, the characters represented by the codes in the first 12 or 24 DDRAM locations, starting at address 00 in line 1, are displayed. Subsequent lines display data starting at addresses 20, 40, or 60 hexadecimal (hex). Figures 3 and 4 show the DDRAM-to-display mapping scheme when the display is shifted.

The address range for a 1-line display is 00 to 4 F ; for a 2-line display from 00 to 27 (line 1) and 40 to 67 (line 2); for a 4 -line display from 00 to 13,20 to 33,40 to 53 and 60 to 73 for lines 1, 2, 3 and 4 respectively. For 2 and 4 -line displays the end address of one line and the start address of the next line are not successive. When the display is shifted each line wraps around independently of the others (see Figs 3 and 4).

When data is written to the DDRAM, wrap-around occurs from 4 F to 00 in 1 -line display and from 27 to 40 and 67 to 00 in 2-line display; from 13 to 20,33 to 40,53 to 60 and 73 to 00 in 4 -line display.

### 8.9 Character Generator ROM (CGROM)

The CGROM generates 240 character patterns in $5 \times 8$ dot format from 8 -bit character codes. Figure 5 shows the character set currently available.

### 8.10 Character Generator RAM (CGRAM)

Up to 16 user-defined characters may be stored in the CGRAM. The CGROM and CGRAM use a common address space, of which the first column is reserved for the CGRAM (see Fig.5). Figure 6 shows the addressing principle for the CGRAM.

### 8.11 Cursor control circuit

The cursor control circuit generates the cursor (underline and/or character blink as shown in Fig.7) at the DDRAM address contained in the address counter. When the address counter contains the CGRAM address the cursor will be inhibited.

### 8.12 Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the data buses.

### 8.13 LCD row and column drivers

The PCF2105 contains 32 row drivers and 60 column drivers. They connect the appropriate LCD bias voltages in sequence to the display, in accordance with the data to be displayed. The bias voltages and the timing are selected automatically when the number of lines in the display is selected. Figures 8 and 9 show typical waveforms.

In the 1-line display (MUX rate 1:16), the row outputs are driven in pairs, for example R1/R17 and R2/R18. This allows the output pairs to be connected in parallel, thereby providing greater drive capability.

Unused outputs should be left unconnected.


Fig. 2 DDRAM-to-display mapping; no shift.


Fig. 3 DDRAM-to-display mapping; right shift.

Display

(hex)

DDRAM


Address
(hex)

line 4

4-line display

Fig. 4 DDRAM-to-display mapping; left shift.


Fig. 5 Character set ' $M$ ' in CGROM.


Character code bits 0 to 3 correspond to CGRAM address bits 3 to 6 .
CGRAM address bits 0 to 2 designate character pattern line position. The 8th line is the cursor position and display is performed by logical OR with the cursor. Data in the 8th line will appear in the cursor position.
Character pattern column positions correspond to CGRAM data bits 0 to 4 ; bit 4 being at the left end, as shown in this figure.
CGRAM character patterns are selected when character code bits 4 to 7 are all logic 0 . CGRAM data is logic 1 corresponds to selection for display. Only bits 0 to 5 of the CGRAM address are set by the 'set CGRAM address' instruction. Bit 6 can be set using the 'set DDRAM address' instruction or by using the auto-increment feature during CGRAM write. All bits 0 to 6 can be read using the 'read busy flag and address' instruction.

Fig. 6 Relationship between CGRAM addresses, data and display patterns.


Fig. 7 Cursor and blink display examples.


Fig. 8 Typical LCD waveforms; 1-line display.


Fig. 9 Typical LCD waveforms; 2-line display.

### 8.14 Programming of the MUX rate 1 : 16

With the MUX rate 1:16 the PCF2105 can be used in the following ways:

- To drive a 1 -line display of 24 characters
- To drive a 2 -line display of 12 characters, resulting in better contrast. The internal data flow of the chip is optimized for this purpose.

To program the MUX rate 1:16, bits M and N of the 'function set' instruction must be set to logic 0
(see Table 3). Figures 10, 11 and 12 show the DDRAM addresses of the display characters. The second row of each figure corresponds to either the right half of a 1 -line display or to the second line of a 2 -line display. Wrap around of data during display shift or when writing data is non-standard.


Fig. 10 DDRAM-to-display mapping; no shift.


Fig. 11 DDRAM-to-display mapping; right shift.


Fig. 12 DDRAM-to-display mapping; left shift.

### 8.15 Programming of the MUX rate 1:32

With the MUX rate 1:32 the PCF2105 can be used in the following ways:

- To drive a 2-line display of 24 characters, use instruction 'function set' to set bit M to logic 0 and bit N to logic 1
- To drive a 4 -line display of 12 characters, use instruction 'function set' to set both bits M and N to logic 1 .


### 8.16 Reset function

The PCF2105 automatically initializes (resets) when power is turned on. The state after reset is given in Table 2 (see Tables 3 and 4 for the description of the bits).

Table 2 State after reset

| STEP | DESCRIPTION |
| :---: | :--- |
| 1 | clear display |
| 2 | function set: <br> bit $D L=1: 8$-bit interface <br> bits $M$ and $N=0: 1$-line display <br> bit $G=0:$ not used |
| 3 | display control: <br> bit $\mathrm{D}=0$ : display off <br> bit $\mathrm{C}=0:$ cursor off <br> bit $\mathrm{B}=0:$ blink off |
| 4 | entry mode set: <br> bit I/D $=1:+1$ (increment) <br> bit $\mathrm{G}=0:$ not used |
| 5 | default address pointer to DDRAM; the busy <br> flag indicates the busy state (BF $=1$ ) until <br> initialization ends; the busy state lasts 2 ms; <br> the chip may also be initialized by software; <br> see Tables 10 and 11. |
| 6 | I2C-bus interface reset |

## 9 INSTRUCTIONS

Only two PCF2105 registers, the Instruction Register (IR) and the Data Register (DR) can be directly controlled by the microcontroller. Before internal operation, control information is stored temporarily in these registers to allow interface to various types of microcontrollers which operate at different speeds or to allow interfacing to peripheral control ICs. The PCF2105 operation is controlled by the instructions shown in Table 3 together with their execution time. Details are explained in subsequent sections.

Instructions are of 4 categories, those that:

1. Designate PCF2105 functions such as display format, data length, etc.
2. Set internal RAM addresses
3. Perform data transfer with internal RAM

## 4. Others.

In normal use, category 3 instructions are used most frequently. However, automatic incrementing by 1 (or decrementing by 1 ) of internal RAM addresses after each data write lessens the microcontroller program load. The display shift in particular can be performed concurrently with display data write, thus enabling the designer to develop systems in minimum time with maximum programming efficiency.

During internal operation, no instruction other than the 'read busy flag and address' will be executed.

Because the busy flag is set to logic 1 while an instruction is being executed, it is advisable to ensure that the flag is set to logic 0 before sending the next instruction or wait for the maximum instruction execution time, as given in Table 3. An instruction sent while the busy flag is HIGH will not be executed.

### 9.1 Clear display

'Clear display' writes space code 20 (hexadecimal) into all DDRAM addresses (the character pattern for character code 20 must be a blank pattern), sets the DDRAM address counter to logic 0 and returns the display to its original position if it was shifted. Consequently, the display disappears and the cursor or blink position goes to the left edge of the display (the first line if 2 or 4 lines are displayed) and sets bit I/D of 'entry mode set' to logic 1 (increment mode). Bit S of 'entry mode set' does not change.
The instruction 'clear display' requires extra execution time. This may be allowed for checking the Busy Flag (BF) or by waiting until 2 ms has elapsed. The latter must be applied where no read-back options are available, as in some Chip-On-Glass (COG) applications.

### 9.2 Return home

'Return home' sets the DDRAM address counter to logic 0 and returns the display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the display (the first line if 2 or 4 lines are displayed). Bits I/D and S of 'entry mode set' do not change.

| INSTRUCTION | RS | R／W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | REQUIRED CLOCK CYCLES ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no operation | 0 |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | clears entire display and sets DDRAM address 00 in Address Counter（AC） | 165 |
| Return home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | sets DDRAM address 00 in the AC； also returns shifted display to original position；DDRAM contents remain unchanged | 3 |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I／D | S | sets cursor move direction and specifies shift of display；these operations are performed during data write and read | 3 |
| Display control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | sets entire display on／off（D），cursor on／off（C）and blink of cursor position character（B） | 3 |
| Cursor／display shift | 0 | 0 | 0 | 0 | 0 | 1 | S／C | R／L | 0 | 0 | moves cursor and shifts display without changing DDRAM contents | 3 |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | N | M | G | 0 | sets interface data length（DL），number of display lines（ $\mathrm{N}, \mathrm{M}$ ）and voltage generator control $(\mathrm{G})$ ；bit G is not used | 3 |
| Set CGRAM address | 0 | 0 | 0 | 1 | $\mathrm{A}_{C G}$ |  |  |  |  |  | sets CGRAM address | 3 |
| Set DDRAM address | 0 | 0 | 1 | $A_{D D}$ |  |  |  |  |  |  | sets DDRAM address | 3 |
| Read busy flag and address | 0 | 1 | BF | $\mathrm{A}_{\mathrm{C}}$ |  |  |  |  |  |  | reads BF indicating internal operation is being performed and reads AC contents | 0 |
| Read data | 1 | 1 | read data |  |  |  |  |  |  |  | reads data from CGRAM or DDRAM | 3 |
| Write data | 1 | 0 | write data |  |  |  |  |  |  |  | writes data to CGRAM or DDRAM | 3 |

## Notes

1．In the $\mathrm{I}^{2} \mathrm{C}$－bus mode the DL bit is don＇t care． 8 －bit mode is assumed．In the $\mathrm{I}^{2} \mathrm{C}$－bus mode a control byte is required when bit RS or $\mathrm{R} / \overline{\mathrm{W}}$ is changed； control byte：Co，RS，R／W，0，0，0，0，0；command byte：DB7 to DB0．

2．Example： $\mathrm{f}_{\mathrm{osc}}=150 \mathrm{kHz}, \mathrm{T}_{\mathrm{cy}}=\frac{1}{\mathrm{f}_{\mathrm{osc}}}=6.67 \mu \mathrm{~s} ; 3$ cycles $=20 \mu \mathrm{~s} ; 165$ cycles $=1.1 \mathrm{~ms}$ ．

## LCD controller/driver

Table 4 Command bit identities, used in Table 3

| BIT | LOGIC 0 |  |
| :--- | :--- | :--- |
| I/D | decrement | increment |
| S | display freeze | display shift |
| D | display off | display on |
| C | cursor off | cursor on |
| B | character at cursor position does not blink | character at cursor position blinks |
| S/C | cursor move | display shift |
| R/L | left shift | right shift |
| DL | 4 bits | 8 bits |
| $N(M=0)$ | 2 lines $\times$ 12 characters; MUX rate 1 $: 16$ | 2 lines $\times 24$ characters; MUX rate 1 $: 32$ |
| $\mathrm{~N}(\mathrm{M}=1)$ | reserved | 4 lines $\times 12$ characters; MUX rate 1:32 |
| BF | end of internal operation | internal operation in progress |
| Co | last control byte, only data bytes to follow | next two bytes are a data byte and another control byte |

### 9.3 Entry mode set

### 9.3.1 I/D

When bit I/D = 1 (0), the DDRAM or CGRAM address increments (decrements) by 1 when data is written to or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor and blink are inhibited when the CGRAM is accessed.

### 9.3.2 S

When bit $S=1$, the entire display shifts either to the right (bit I/D $=0$ ) or to the left $(I / D=1)$ during a DDRAM write. Consequently, it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing to or reading from the CGRAM. When $\mathrm{S}=0$ the display does not shift.

### 9.4 Display control

### 9.4.1 D

The display is on when bit $\mathrm{D}=1$ and off when $\mathrm{D}=0$. Display data in the DDRAM is not affected and can be displayed immediately by setting $D$ to logic 1 .

### 9.4.2 C

The cursor is displayed when bit $\mathrm{C}=1$ and inhibited when $\mathrm{C}=0$. Even if the cursor disappears, the display functions, $I / D$, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.7).

### 9.4.3 B

The character indicated by the cursor blinks when bit $B=1$. The blink is displayed by switching between display characters and all dots on with a period of 1 second when $f_{\text {osc }}=150 \mathrm{kHz}$ (see Fig.7).
At other clock frequencies the blink period is equal to
$\frac{150 \mathrm{kHz}}{\mathrm{f}_{\text {osc }}}$
The cursor and the blink can be set to display simultaneously.

### 9.5 Cursor/display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In the 2 or 4 -line display, the cursor moves to the next line when it passes the last position of the line (40 or 20 decimal). When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line. The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the cursor shift.

### 9.6 Function set

### 9.6.1 DL (PARALLEL MODE ONLY)

Bit DL sets the interface data length. Data is sent or received in bytes (DB7 to DB0) when $D L=1$ or in two nibbles (DB7 to DB4) when DL $=0$. When 4 -bit length is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 are left open (internal pull-ups).

DL can not be set to logic 0 from the $\mathrm{I}^{2} \mathrm{C}$-bus interface. If $D L$ has been set to logic 0 via the parallel bus, programming via the $\mathrm{I}^{2} \mathrm{C}$-bus interface is complicated.

### 9.6.2 N AND M

Bits N and M set the number of display lines.

### 9.7 Set CGRAM address

'Set CGRAM address' sets bits 0 to 5 of the CGRAM address ( $A_{C G}$ in Table 3) into the AC (binary A[5] to A[0]). Data can then be written to or read from the CGRAM.

Only bits 0 to 5 of the CGRAM address are set by the 'set CGRAM address' instruction. Bit 6 can be set using the 'set DDRAM address' instruction or by using the auto-increment feature during CGRAM write. All bits 0 to 6 can be read using the 'read busy flag and address' instruction.

### 9.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address (ADD in Table 3) into the AC (binary A[6] to A[0]). Data can then be written to or read from the DDRAM.

Table 5 Hexadecimal address ranges

| ADDRESS | FUNCTION |
| :--- | :--- |
| 00 to 4 F | 1 line of 24 characters |
| 00 to 0 B and 0 C to 4 F | 2 lines of 12 characters |
| 00 to 27 and 40 to 67 | 2 lines of 24 characters |
| 00 to 13,20 to 33,40 to 53 <br> and 60 to 73 | 4 lines of 12 characters |

### 9.9 Read busy flag and address

'Read busy flag and address' reads the Busy Fag (BF). When bit $\mathrm{BF}=1$ it indicates that an internal operation is in progress. The next instruction will not be executed until $B F=0$, so $B F$ should be checked before sending another instruction.

At the same time, the value of the AC expressed in binary $A[6]$ to $A[0]$ is read out. The address counter is used by both CGRAM and DDRAM and its value is determined by the previous instruction.

### 9.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8-bit data ( $\mathrm{D}[7]$ to $\mathrm{D}[0]$ ) to the CGRAM or the DDRAM.

Whether the CGRAM or DDRAM is to be written to is determined by the previous specification of CGRAM or DDRAM address setting. After writing, the address automatically increments or decrements by 1 , in accordance with the 'entry mode set'.
Only bits $D[4]$ to $D[0]$ of CGRAM data are valid, bits $\mathrm{D}[7]$ to $\mathrm{D}[5]$ are 'don't care'.

### 9.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data $D[7]$ to $D[0]$ from the CGRAM or DDRAM.

The most recent 'set address' instruction determines whether the CGRAM or DDRAM is to be read.

The 'read data' instruction gates the content of the Data Register (DR) to the bus while pad E = HIGH. After E goes LOW again, internal operation increments (or decrements) the AC and stores RAM data corresponding to the new AC into the DR.
Remark: the only three instructions that update the DR are:

- 'Set CGRAM address'
- 'Set DDRAM address'
- 'Read data' from CGRAM or DDRAM.

Other instructions (e.g. 'write data', 'cursor/display shift', 'clear display', 'return home') will not change the data register content.

## 10 INTERFACE TO MICROCONTROLLER (PARALLEL INTERFACE)

The PCF2105 can send data in either two 4-bit modes or one 8 -bit mode and can thus interface to 4 or 8 -bit microcontrollers.

In the 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. The control lines E, RS, and $R / \bar{W}$ are required.

In the 4-bit mode data is transferred in two cycles of 4-bits each. The higher order bits (corresponding to DB7 to DB4
in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8-bit mode) in the second cycle. Data transfer is complete after two 4-bit data transfers. It should be noted that two cycles are also required for the busy flag check. The 4-bit mode is selected by instruction. See Figs 13, 14 and 15 for examples of bus protocol.

In the 4-bit mode, the pads DB3 to DB0 must be left open-circuit. They are pulled up to $\mathrm{V}_{\mathrm{DD}}$ internally.


Fig. 13 4-bit transfer example.


## 11 INTERFACE TO MICROCONTROLLER ( ${ }^{2} \mathrm{C}-\mathrm{BUS}$ INTERFACE)

### 11.1 Characteristics of the $I^{2} \mathrm{C}$-bus

The ${ }^{2} \mathrm{C}$-bus is for bidirectional, 2-line communication between different ICs or modules. The 2 lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### 11.2 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH-level period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Fig.16).

### 11.3 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Fig.17).

### 11.4 System configuration

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Fig.18).

### 11.5 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition (see Fig.19).

## $11.6 \quad I^{2} \mathrm{C}$-bus protocol

Before any data is transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The $\mathrm{I}^{2} \mathrm{C}$-bus configuration for the different PCF2105 read and write cycles is illustrated in Figs 20, 21 and 22.


Fig. 16 Bit transfer.


Fig. 17 Definition of START and STOP conditions.


Fig. 19 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.


Fig. 20 Master transmits to slave receiver; write mode.

(1) Last data byte is a dummy byte (may be omitted).
Fig. 21 Master reads after setting word address; write word address, set $R S$ and $R / \bar{W}$; read data.


Fig. 22 Master reads slave immediately after first byte; read mode (RS previously defined).

## 12 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | logic supply voltage | -0.5 | +8.0 | V |
| $\mathrm{~V}_{\mathrm{LCD}}$ | LCD supply voltage | $\mathrm{V}_{\mathrm{DD}}-11$ | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{I}(\mathrm{n})}$ | input voltage on pads OSC, RS, R/ $\overline{\mathrm{W}}, \mathrm{E}$ and DB0 to DB7 | $\mathrm{V}_{\mathrm{SS}}-0.5$ | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}(\mathrm{n})}$ | output voltage on pads R1 to R32, C1 to C60 and $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{LCD}}-0.5$ | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{(\mathrm{n})}$ | DC input current on every pad | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{O}(\mathrm{n})}$ | DC output current on every pad | -10 | +10 | mA |
| $\mathrm{I}_{\mathrm{n}}$ | current on $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{LCD}}$ | -50 | +50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 400 | mW |
| $\mathrm{P} /$ out | power dissipation per output | - | 100 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## 13 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## LCD controller/driver

PCF2105

## 14 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {DD }}$ | logic supply voltage |  | 2.5 | - | 6.0 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD supply voltage |  | $\mathrm{V}_{\mathrm{DD}}-9$ | - | $\mathrm{V}_{\mathrm{DD}}-3.5$ | V |
| $\mathrm{I}_{\text {DD(ext) }}$ | external supply current | note 1 | - | 200 | 500 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{OP}}=9 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=150 \mathrm{kHz} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 200 | 300 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{OP}}=5 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{osc}}=150 \mathrm{kHz} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 150 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{(\text {LCD })}$ | input current on $\mathrm{V}_{\text {LCD }}$ | note 1 | - | 50 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | Power-on reset voltage level | note 2 | - | 1.3 | 1.8 | V |
| Logic |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage on pads E, RS, R/W, DB7 to DB0 and SA0 |  | $\mathrm{V}_{S S}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage on pads E, RS, R/W, DB7 to DB0 and SA0 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {ILI(OSC }}$ | LOW-level input voltage on pad OSC |  | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}-1.5$ | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{OSC})}$ | HIGH-level input voltage on pad OSC |  | $V_{D D}-0.1$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{pu}}$ | pull-up current on pads DB7 to DB0, RS and R/W | pads set to logic 0 ( $\mathrm{V}_{\mathrm{Ss}}$ ) | 0.04 | 0.15 | 1.00 | $\mu \mathrm{A}$ |
| $\mathrm{IOL}(\mathrm{DB})$ | LOW-level output current on pads DB7 to DB0 | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1.6 | - | - | mA |
| $\mathrm{I}_{\mathrm{OH}(\mathrm{DB})}$ | HIGH-level output current on pads DB7 to DB0 | $\mathrm{V}_{\mathrm{OH}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -1.0 | - | - | mA |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current on pads DB7 to DB0, OSC, E, RS, R/W and SAO | pads set to logic $0\left(\mathrm{~V}_{\mathrm{SS}}\right)$ or logic 1 ( $\mathrm{V}_{\mathrm{DD}}$ ) | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}^{2} \mathrm{C}$-bus |  |  |  |  |  |  |
| SDA and SCL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage | note 3 | $\mathrm{V}_{S S}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | note 3 | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| I L | leakage current | pads set to logic $0\left(\mathrm{~V}_{\mathrm{SS}}\right)$ or logic 1 ( $\mathrm{V}_{\mathrm{DD}}$ ) | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | note 4 | - | - | 7 | pF |
| IOL(SDA) | LOW-level output current on SDA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3 | - | - | mA |

## LCD controller/driver

PCF2105

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD outputs |  |  |  |  |  |  |
| $\mathrm{R}_{\text {o(ROW) }}$ | row output resistance on pads R32 to R1 | note 5 | - | 1.5 | 3 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(COL) }}$ | column output resistance on pads C60 to C1 | note 5 | - | 3 | 6 | k $\Omega$ |
| $\mathrm{V}_{\text {bias(tol) }}$ | bias voltage tolerance on pads R32 to R1 and C60 to C1 | note 6 | - | $\pm 20$ | $\pm 130$ | mV |

## Notes

1. LCD outputs are open-circuit; inputs at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; bus inactive; internal or external clock with duty factor $50 \%$.
2. Resets all logic when $V_{D D}<V_{\text {POR }}$.
3. When the voltages are above $\mathrm{V}_{\mathrm{DD}}$ or below $\mathrm{V}_{\mathrm{SS}}$, an input current may flow; this current must not exceed $\pm 0.5 \mathrm{~mA}$.
4. Tested on sample basis.
5. Resistance of output terminals ( $R 32$ to $R 1$ and $C 60$ to $C 1$ ) with load current $I_{L}=150 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{OP}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}=9 \mathrm{~V}$; outputs measured one at a time.
6. LCD outputs open-circuit.

## 15 AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ffr}_{\text {fr }}$ LCD) | LCD frame frequency (internal clock) | note 1 | 40 | 65 | 100 | Hz |
| $\mathrm{f}_{\text {osc }}$ | oscillator frequency (external clock) |  | 90 | 150 | 225 | kHz |
| Bus timing characteristics: Parallel Interface; notes 1 and 2 |  |  |  |  |  |  |
| Write operation (writing data from microcontroller to PCF2105); see Fig. 23 |  |  |  |  |  |  |
| $\mathrm{T}_{\text {cy(en) }}$ | enable cycle time |  | 500 | - | - | ns |
| $\mathrm{t}_{\mathrm{W} \text { (en) }}$ | enable pulse width |  | 220 | - | - | ns |
| $\mathrm{t}_{\text {su(A) }}$ | address set-up time |  | 50 | - | - | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{A})}$ | address hold time |  | 25 | - | - | ns |
| $\mathrm{t}_{\mathrm{su}(\mathrm{D})}$ | data set-up time |  | 60 | - | - | ns |
| $\mathrm{th}_{\text {( } \mathrm{D})}$ | data hold time |  | 25 | - | - | ns |
| Read operation (reading data from PCF2105 to microcontroller); see Fig. 24 |  |  |  |  |  |  |
| $\mathrm{T}_{\text {cy(en) }}$ | enable cycle time |  | 500 | - | - | ns |
| $\mathrm{t}_{\mathrm{W} \text { (en) }}$ | enable pulse width |  | 220 | - | - | ns |
| $\mathrm{t}_{\text {su( }}(\mathrm{A})$ | address set-up time |  | 50 | - | - | ns |
| $\mathrm{th}_{\text {( }}(\mathrm{A})$ | address hold time |  | 25 | - | - | ns |
| $\mathrm{t}_{\text {d }(\mathrm{D})}$ | data delay time |  | - | - | 150 | ns |
| $\mathrm{th}_{\text {( } \mathrm{D})}$ | data hold time |  | 20 | - | 100 | ns |

## LCD controller/driver

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing characteristics: $I^{2} \mathrm{C}$-bus interface; note 2; see Fig. 25 |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 400 | kHz |
| tsw | tolerable spike width on bus |  | - | - | 50 | ns |
| $\mathrm{t}_{\text {BUF }}$ | bus free time |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition |  | 0.6 | - | - | $\mu \mathrm{S}$ |
| thd; STA | START condition hold time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| t Low | SCL LOW time |  | 1.3 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{\mathrm{r}}$ | SCL and SDA rise time | note 3 | - | $20+R C_{L}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time | note 3 | - | $20+R C_{L}$ | 300 | ns |
| $\mathrm{t}_{\text {SU; DAT }}$ | data set-up time | note 4 | 100 | - | - | ns |
| thd;DAT | data hold time | notes 5 and 6 | 0 | - | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STO | set-up time for STOP condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{L}}$ | load capacitance for each bus line |  | - | - | 400 | pF |

## Notes

1. $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$.
2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ with an input voltage swing of $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.
3. $\mathrm{C}_{\mathrm{L}}=$ total capacitance of one bus line in pF and $\mathrm{R}=100 \Omega$.
4. A fast mode $\mathrm{I}^{2} \mathrm{C}$-bus device can be used in a standard-mode $\mathrm{I}^{2} \mathrm{C}$-bus system, but the requirement $\mathrm{t}_{\text {SU;DAT }} \geq 250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $\mathrm{t}_{\mathrm{r}(\max )}+\mathrm{t}_{\mathrm{SU} ; \mathrm{DAT}}=1000+250=1250 \mathrm{~ns}$ (according to the standard-mode $\mathrm{I}^{2} \mathrm{C}$-bus specification) before the SCL line is released.
5. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}(\mathrm{min})}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
6. The maximum $t_{H D ; D A T}$ has only to be met if the device does not stretch $t_{\text {Low }}$ of the SCL signal.

## 16 TIMING DIAGRAMS



Fig. 23 Parallel bus write operation sequence; writing data from microcontroller to PCF2105.



Fig. $25 \mathrm{I}^{2} \mathrm{C}$-bus timing diagram; rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.

[^0]
## 17 APPLICATION INFORMATION



Fig. 26 Direct connection to 8-bit microcontroller; 8-bit bus.


Fig. 27 Direct connection to 8-bit microcontroller; 4-bit bus.


Fig. 28 Typical application using parallel interface.


Fig. 29 Application using $\mathrm{I}^{2} \mathrm{C}$-bus interface.

### 17.1 4-bit operation, $2 \times 12$ display using internal reset

The program must set functions prior to 4-bit operation. Table 6 shows an example. When power is turned on, 8 -bit operation is automatically selected and the PCF2105 attempts to perform the first write as an 8-bit operation. Since nothing is connected to DB3 to DB0, a rewrite is then required. However, since one operation is completed in two accesses of 4-bit operation, a rewrite is required to set the functions (see Table 6 step 3).
Thus, DB7 to DB4 of the 'function set' are written twice.

### 17.2 8-bit operation, $2 \times 12$ display using internal reset

Table 7 shows an example of a 1 -line display in 8-bit operation. The PCF2105 functions must be set by the 'function set' instruction prior to display. Since the DDRAM can store data for 80 characters, the RAM can be used for advertising displays when combined with display shift operation. Since the display shift operation changes the display position only DDRAM contents remain unchanged. Display data entered first can be displayed when the 'return home' instruction is performed.

### 17.3 8-bit operation, $2 \times 24$ display

For a 2 -line display, the cursor automatically moves from the first to the second line after the 40th digit of the first line has been written. Thus, if there are only 8 characters in the first line, the DDRAM address must be set after the 8th character is completed (see Table 8). It should be noted that both lines of the display are always shifted together, data does not shift from one line to the other.

## $17.4 \quad I^{2} \mathrm{C}$-bus operation, $2 \times 12$ display

A control byte is required with most instructions (see Table 9).

### 17.5 Initializing by instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, the PCF2105 must be initialized by instruction. Tables 10 and 11 show how this may be performed for 8-bit and 4-bit operation.

Table 6 Example of 4-bit operation; 1-line display; using internal reset

| STEP | INSTRUCTION | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: |
| 1 | power supply on (PCF2105 is initialized by the internal reset circuit) |  | initialized; no display appears |
| 2 | function set |  | sets to 4-bit operation; in this instance operation is handled as 8 -bits by initialization and only this instruction completes with one write |
| 3 | function set |  | sets to 4 -bit operation; selects $2 \times 12$ display |
| 4 | display control | - | turns display and cursor on entire display is blank after initialization |
| 5 | entry mode set <br> $\begin{array}{cccccc}\text { RS } & \mathrm{R} / \overline{\mathrm{W}} & \text { DB7 } & \text { DB6 } & \text { DB5 } & \text { DB4 } \\ 0 & 0 & 0 & 0 & 0 & 0\end{array}$ | - | sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the <br> DDRAM or CGRAM <br> display is not shifted |
| 6 | write data to CGRAM or DDRAM <br> RS R/ $\bar{W}$ DB7 DB6 DB5 DB4 <br> $\begin{array}{llllll}1 & 0 & 1 & 1 & 0 & 1\end{array}$ | $\mathrm{P}_{-}$ | writes ' $P$ '; the DDRAM has already been selected by initialization at power-on <br> the cursor is incremented by 1 and shifted to the right |






Table 9 Example of $\mathrm{I}^{2} \mathrm{C}$-bus operation; 1-line display; using internal reset (assuming SA0 $=\mathrm{V}_{\mathrm{SS}}$ ); note 1

ఱ



$\pm \quad$ Notes

1. $X=$ don't care.
2. SDA is left at high-impedance by the microcontroller during the READ acknowledge.

## LCD controller/driver

PCF2105

Table 10 Initialization by instruction; 8-bit interface (note 1)


## Note

1. $X=$ don't care.

## LCD controller/driver

PCF2105

Table 11 Initialization by instruction; 4-bit interface; not applicable for ${ }^{2} \mathrm{C}$-bus operation


## 18 BONDING PAD LOCATIONS



Chip dimensions: approximately $5.10 \times 5.63 \mathrm{~mm}$.
Gold bump dimensions: approximately $89 \times 89 \times 25 \mu \mathrm{~m}$.

Fig. 30 Bonding pad locations.

## LCD controller/driver

Table 12 Bonding pad locations (dimensions in $\mu \mathrm{m}$ ).
All $x / y$ coordinates are referenced to centre of chip, see Fig. 30.

| SYMBOL | PAD | $\mathbf{x}$ | $\mathbf{y}$ |
| :--- | :---: | :---: | :---: |
| OSC | 1 | -2184.5 | -2637 |
| V $_{\text {DD }}$ | 2 | -2024.5 | -2637 |
| SA0 | 3 | -1864.5 | -2637 |
| V SS $^{\text {R }}$ | 4 | -1704.5 | -2637 |
| R8 | 5 | -1339 | -2637 |
| R7 | 6 | -1179 | -2637 |
| R6 | 7 | -1019 | -2637 |
| R5 | 8 | -859 | -2637 |
| R32 | 9 | -699 | -2637 |
| R31 | 10 | -539 | -2637 |
| R30 | 11 | -379 | -2637 |
| R29 | 12 | -219 | -2637 |
| R24 | 13 | -59 | -2637 |
| R23 | 14 | 101 | -2637 |
| R22 | 15 | 261 | -2637 |
| R21 | 16 | 421 | -2637 |
| R20 | 17 | 581 | -2637 |
| R19 | 18 | 741 | -2637 |
| R18 | 19 | 901 | -2637 |
| R17 | 20 | 1061 | -2637 |
| C60 | 21 | 1221 | -2637 |
| C59 | 22 | 1381 | -2637 |
| C58 | 23 | 1541 | -2637 |
| C57 | 24 | 1701 | -2637 |
| C56 | 25 | 1861 | -2637 |
| C55 | 26 | 2021 | -2637 |
| C54 | 27 | 2181 | -2637 |
| C53 | 28 | 2350 | -2445 |
| C52 | 29 | 2350 | -2285 |
| C51 | 30 | 2350 | -2125 |
| C50 | 31 | 2350 | -1965 |
| C49 | 32 | 2350 | -1805 |
| C48 | 33 | 2350 | -1645 |
| C47 | 2350 | -1485 |  |
| C46 | 2350 | -1325 |  |
|  | 2350 | -1165 |  |
|  | 2350 | -1005 |  |
|  |  | -845 |  |


| SYMBOL | PAD | $\mathbf{x}$ | $\mathbf{y}$ |
| :--- | :---: | :---: | :---: |
| C42 | 39 | 2350 | -685 |
| C41 | 40 | 2350 | -525 |
| C40 | 41 | 2350 | -365 |
| C39 | 42 | 2350 | -205 |
| C38 | 43 | 2350 | -45 |
| C37 | 44 | 2350 | 115 |
| C36 | 45 | 2350 | 275 |
| C35 | 46 | 2350 | 435 |
| C34 | 47 | 2350 | 595 |
| C33 | 48 | 2350 | 755 |
| C32 | 49 | 2350 | 915 |
| C31 | 50 | 2350 | 1075 |
| C30 | 51 | 2350 | 1235 |
| C29 | 52 | 2350 | 1395 |
| C28 | 53 | 2350 | 1555 |
| C27 | 54 | 2350 | 1715 |
| C26 | 55 | 2350 | 1875 |
| C25 | 56 | 2350 | 2035 |
| C24 | 57 | 2350 | 2195 |
| C23 | 58 | 2350 | 2355 |
| C22 | 59 | 2185 | 2637.5 |
| C21 | 60 | 2025 | 2637.5 |
| C20 | 61 | 1865 | 2637.5 |
| C19 | 62 | 1705 | 2637.5 |
| C18 | 63 | 1545 | 2637.5 |
| C17 | 64 | 1385 | 2637.5 |
| C16 | 65 | 1225 | 2637.5 |
| C15 | 66 | 1065 | 2637.5 |
| C14 | 67 | 905 | 2637.5 |
| C13 | 68 | 745 | 2637.5 |
| C12 | 69 | 585 | 2637.5 |
| C11 | 70 | 425 | 2637.5 |
| C10 | 71 | 265 | 2637.5 |
| C9 | 72 | 105 | 2637.5 |
| C8 | -55 | 2637.5 |  |
| C7 | -215 | 2637.5 |  |
| C6 | -375 | 2637.5 |  |
|  | -535 | 2637.5 |  |


| SYMBOL | PAD | $\mathbf{x}$ | $\mathbf{y}$ |
| :--- | :---: | :---: | :---: |
| C4 | 77 | -695 | 2637.5 |
| C3 | 78 | -855 | 2637.5 |
| C2 | 79 | -1015 | 2637.5 |
| C1 | 80 | -1175 | 2637.5 |
| R9 | 81 | -1385 | 2637.5 |
| R10 | 82 | -1545 | 2637.5 |
| R11 | 83 | -1705 | 2637.5 |
| R12 | 84 | -1865 | 2637.5 |
| R13 | 85 | -2025 | 2637.5 |
| R14 | 86 | -2185 | 2637.5 |
| R15 | 87 | -2349 | 2308 |
| R16 | 88 | -2349 | 2148 |
| R25 | 89 | -2349 | 1988 |
| R26 | 90 | -2349 | 1828 |
| R27 | 91 | -2349 | 1668 |
| R28 | 92 | -2349 | 1508 |
| R1 | 93 | -2349 | 1348 |
| R2 | 94 | -2349 | 1188 |
| R3 | 95 | -2349 | 1028 |
| R4 | 96 | -2349 | 868 |
| SCL | 97 | -2349 | 632 |
| E | 98 | -2349 | 472 |
| RS | 99 | -2349 | 312 |
| R/ $\overline{\text { R }}$ | 100 | -2349 | 142 |
| T1 | 101 | -2349 | -34 |
| DB7 | 102 | -2349 | -233 |
| DB6 | 103 | -2349 | -393 |
| DB5 | 104 | -2349 | -668 |
| DB4 | 105 | -2349 | -828 |
| DB3 | 106 | -2349 | -1103 |
| DB2 | 107 | -2349 | -1263 |
| DB1 | 108 | -2349 | -1538 |
| DB0 | 109 | -2349 | -1698 |
| SDA | 110 | -2349 | -1933 |
| VLCD | -2349 | -2453 |  |
| RECPAT 'F' | - | -2327.5 | 2427.5 |
| RECPAT 'C' | - | -2027.5 | -2512.5 |
| RECPAT 'C' | - | 1982.5 | 2297.5 |
|  |  |  |  |

## 19 DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## 20 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## 21 PURCHASE OF PHILIPS ${ }^{2}{ }^{2} \mathrm{C}$ COMPONENTS



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## Philips Semiconductors - a worldwide company

## Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 1601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773

Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +3592689 211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +453288 2636, Fax. +4531570044
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615800, Fax. +358961580920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, JI. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381

Middle East: see Italy
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 2274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11470 5911, Fax. +27 114705494
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SAO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 22134 2865, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



[^0]:    

