## 2-channel $\mathrm{I}^{2} \mathrm{C}$ switch with interrupt logic and reset

Rev. 03 - 21 March 2005
Product data sheet

## 1. General description

The PCA9543A is a bi-directional translating switch, controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus. The SCL/SDA upstream pair fans out to two downstream pairs, or channels. Any individual SCx/SDx channels or combination of channels can be selected, determined by the contents of the programmable control register. Two interrupt inputs, INT0 and INT1, one for each of the downstream pairs, are provided. One interrupt output, $\overline{\mathbb{N T}}$, which acts as an AND of the two interrupt inputs, is provided.

An active LOW reset input allows the PCA9543A to recover from a situation where one of the downstream $I^{2} \mathrm{C}$-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the $I^{2} \mathrm{C}$-bus state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the $V_{D D}$ pin can be used to limit the maximum high voltage which will be passed by the PCA9543A. This allows the use of different bus voltages on each $\mathrm{SCx} / \mathrm{SDx}$ pair, so that $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

## 2. Features

[^0]Packages offered: SO14, TSSOP14

## 3. Ordering information

Table 1: Ordering information
$T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Type number | Package |  |  |
| :--- | :--- | :--- | :--- |
|  | Name | Description | Version |
| PCA9543AD | SO14 | plastic small outline package; 14 leads; <br> body width 3.9 mm | SOT108-1 |
| PCA9543APW | TSSOP14 | plastic thin shrink small outline package; 14 leads; <br> body width 4.4 mm | SOT402-1 |

Standard packing quantities and other packaging data are available at www.standardproducts.philips.com/packaging.

## 4. Marking

Table 2: Marking codes

| Type number | Topside mark |
| :--- | :--- |
| PCA9543AD | PCA9543AD |
| PCA9543APW | PA9543A |

## 5. Block diagram



Fig 1. Block diagram of PCA9543A

## 6. Pinning information

### 6.1 Pinning



Fig 2. Pin configuration for SO14


Fig 3. Pin configuration for TSSOP14

### 6.2 Pin description

Table 3: Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| A0 | 1 | address input 0 |
| A1 | 2 | address input 1 |
| $\overline{\text { RESET }}$ | 3 | active LOW reset input |
| $\overline{\text { INT0 }}$ | 4 | active LOW interrupt input 0 |
| SD0 | 5 | serial data 0 |
| SC0 | 6 | serial clock 0 |
| $V_{\text {SS }}$ | 7 | supply ground |
| $\overline{\text { INT1 }}$ | 8 | active LOW interrupt input 1 |
| SD1 | 9 | serial data 1 |
| SC1 | 10 | serial clock 1 |
| $\overline{\text { INT }}$ | 11 | active LOW interrupt output |
| SCL | 12 | serial clock line |
| SDA | 13 | serial data line |
| V $_{\text {DD }}$ | 14 | supply voltage |

## 7. Functional description

Refer to Figure 1 "Block diagram of PCA9543A" on page 3.

### 7.1 Device address

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9543A is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.


Fig 4. Slave address
The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 7.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9543A, which will be stored in the control register. If multiple bytes are received by the PCA9543A, it will save the last byte received. This register can be written and read via the $\mathrm{I}^{2} \mathrm{C}$-bus.


Fig 5. Control register

### 7.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9543A has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the $\mathrm{I}^{2} \mathrm{C}$-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated the time of connection.

Table 4: Control register: Write—channel selection; Read—channel status

| D7 | D6 | INT1 | INT0 | D3 | D2 | B1 | B0 | Command |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | X | X | X | $\frac{0}{1}$ | channel 0 disabled |
| X | X | X | X | X | X | $\frac{0}{1}$ | X | channel 0 enabled 1 disabled |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | channel 1 enabled <br> no channel selected; <br> power-up/reset default state |

Remark: Channel 0 and channel 1 can be enabled at the same time. Care should be taken not to exceed the maximum bus capacitance.

### 7.2.2 Interrupt handling

The PCA9543A provides 2 interrupt inputs, one for each channel, and one open-drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9543A and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control register.

Bit 4 and bit 5 of the control register corresponds to the $\overline{\mathrm{INT}}$ and $\overline{\mathrm{INT}}$ inputs of the PCA9543A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PCA9543A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9543A to select this channel, and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs may be used as general purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to $\mathrm{V}_{\mathrm{DD}}$ through a pull-up resistor.
Table 5: Control register: Read-interrupt

| 7 | $\mathbf{6}$ | INT1 | INTO | $\mathbf{3}$ | $\mathbf{2}$ | B1 | BO | Command |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | $\frac{0}{1}$ | X | X | X | X | $\frac{\text { no interrupt on channel 0 }}{\text { interrupt on channel 0 }}$ |
| X | X | $\frac{0}{1}$ | X | X | X | X | X | no interrupt on channel 1 <br> interrupt on channel 1 |

Remark: Two interrupts can be active at the same time.

### 7.3 RESET input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $t_{W L}$, the PCA9543A will reset its registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine and will deselect all channels. The $\overline{R E S E T}$ input must be connected to $V_{D D}$ through a pull-up resistor.

### 7.4 Power-On Reset (POR)

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal Power-on reset holds the PCA9543A in a reset condition until $\mathrm{V}_{\mathrm{DD}}$ has reached $\mathrm{V}_{\text {POR }}$. At this point, the reset condition is released and the PCA9543A registers and $\mathrm{I}^{2} \mathrm{C}$-bus state machine are initialized to their default states-all zeroes-causing all the channels to be deselected. Thereafter, $\mathrm{V}_{\mathrm{DD}}$ must be lowered below 0.2 V to reset the device.

### 7.5 Voltage translation

The pass gate transistors of the PCA9543A are constructed such that the $\mathrm{V}_{D D}$ voltage can be used to limit the maximum voltage that will be passed from one $\mathrm{I}^{2} \mathrm{C}$-bus to another.

(1) maximum
(2) typical
(3) minimum

Fig 6. Pass gate voltage versus supply voltage
Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 11 "Static characteristics" of this data sheet). In order for the PCA9543A to act as a voltage translator, the $\mathrm{V}_{\mathrm{o}(\mathrm{sw})}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V , and the downstream buses were 3.3 V and 2.7 V , then $\mathrm{V}_{\mathrm{o}}(\mathrm{sw})$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 6, we see that $\mathrm{V}_{\mathrm{o}(\mathrm{sw)( } \mathrm{\max )}}$ will be at 2.7 V when the PCA9543A supply voltage is 3.5 V or lower, so the PCA9543A supply voltage could be set to 3.3 V . Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 13).

More Information can be found in Application Note AN262: PCA954X family of I2C/SMBus multiplexers and switches.

## 8. Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).


Fig 7. Bit transfer

### 8.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition ( P ) (see Figure 8).


Fig 8. Definition of START and STOP conditions

### 8.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 9).

$002 a a a 966$
Fig 9. System configuration

### 8.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; setup and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Fig 10. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus

### 8.5 Bus transactions

Data is transmitted to the PCA9543A control register using the Write mode as shown in Figure 11.


Fig 11. Write control register
Data is read from PCA9543A using the Read mode as shown in Figure 12.


Fig 12. Read control register

## 9. Application design-in information



Fig 13. Typical application

## 10. Limiting values

Table 6: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to
$V_{S S}($ ground $=0 V)$. $\underline{[1]}$

| Symbol | Parameter | Conditions | Min | Max |
| :--- | :--- | :--- | :--- | :--- |
| $V_{D D}$ | supply voltage | -0.5 | +7.0 | V V |
| $\mathrm{V}_{\mathrm{I}}$ | input voltage | -0.5 | +7.0 | V |
| $\mathrm{I}_{\mathrm{I}}$ | input current | - | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | output current | - | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | - | $\pm 100$ | mA |
| $\mathrm{I}_{\mathrm{SS}}$ | ground supply current | - | $\pm 100$ | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 400 | mW |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -60 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.

## 11. Static characteristics

Table 7: DC characteristics
$V_{D D}=2.3 \mathrm{~V}$ to $3.6 \mathrm{~V} ; V_{S S}=0 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.
See Table 8 on page 13 for $V_{D D}=4.5 \mathrm{~V}$ to 5.5 V . [1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 2.3 | - | 3.6 | V |
| $l_{\text {dD }}$ | supply current | Operating mode; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ | - | 40 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {stb }}$ | standby current | $\begin{aligned} & \text { Standby mode; } \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} \text {; no load; } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} ; \mathrm{f}_{\mathrm{SCL}}=0 \mathrm{kHz} \end{aligned}$ | - | 0.2 | 1 | $\mu \mathrm{A}$ |
| $V_{\text {POR }}$ | power-on reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | [2] - | 1.6 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $V_{1}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 9 | 10 | pF |
| Select inputs A0, A1, INT0, INT1, RESET |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $0.3 V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}+0.5$ | V |
| ILI | input leakage current | $V_{I}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 1.6 | 3 | pF |
| Pass gate |  |  |  |  |  |  |
| $\mathrm{R}_{\text {on }}$ | on-state resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \text { to } 3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | 5 | 11 | 30 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \end{aligned}$ | 7 | 16 | 55 | $\Omega$ |
| $\mathrm{V}_{\text {o(sw) }}$ | switch output voltage | $\mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A}$ | - | 1.9 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 1.6 | - | 2.8 | V |
|  |  | $\mathrm{V}_{\mathrm{i} \text { (sw) }}=\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \mathrm{I}_{0(\mathrm{sw})}=-100 \mu \mathrm{~A}$ | - | 1.5 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 1.1 | - | 2.0 | V |
| L | leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {io }}$ | input/output capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |
| INT output |  |  |  |  |  |  |
| lol | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
| $\mathrm{IOH}^{\text {O}}$ | HIGH-level output current |  | - | - | +100 | $\mu \mathrm{A}$ |

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.
[2] $V_{D D}$ must be lowered to 0.2 V in order to reset part.

Table 8: DC characteristics
$V_{D D}=4.5 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V} ; T_{a m b}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.
See Table 7 on page 12 for $V_{D D}=2.3 V$ to 3.6 V . [1]

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 4.5 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | Operating mode; $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$; no load; $\mathrm{V}_{\mathrm{i}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ | - | 25 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {stb }}$ | standby current | Standby mode; $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; $\mathrm{f}_{\mathrm{SCL}}=0 \mathrm{kHz}$ | - | 0.2 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage | no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | [2] - | 1.7 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| loL | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| IL | leakage current | $V_{1}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 9 | 10 | pF |
| Select inputs A0, A1, $\overline{\text { INTO }}$ to $\overline{\text { INT3 }}$, $\overline{\text { RESET }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {LI }}$ | input leakage current | $V_{I}=V_{D D}$ or $V_{S S}$ | -1 | - | +50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 2 | 5 | pF |
| Pass gate |  |  |  |  |  |  |
| $\mathrm{R}_{\text {on }}$ | on-state resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA} \end{aligned}$ | 4 | 9 | 24 | $\Omega$ |
| $\mathrm{V}_{\text {o(sw) }}$ | switch output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{o}(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | - | 3.6 | - | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{i}(\mathrm{sw})}=\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} ; \\ & \mathrm{I}_{(\mathrm{sw})}=-100 \mu \mathrm{~A} \end{aligned}$ | 2.6 | - | 4.5 | V |
| L | leakage current | $V_{1}=V_{\text {DD }}$ or $V_{S S}$ | -1 | - | +100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {io }}$ | input/output capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |
| INT output |  |  |  |  |  |  |
| $\mathrm{l}_{\text {OL }}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
| IOH | HIGH-level output current |  | - | - | +100 | $\mu \mathrm{A}$ |

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.
[2] $V_{D D}$ must be lowered to 0.2 V in order to reset part.

## 12. Dynamic characteristics

Table 9: Dynamic characteristics

| Symbol | Parameter | Conditions |  | Standard-mode $\mathbf{I}^{2} \mathrm{C}$-bus |  | Fast-mode $\mathrm{I}^{2} \mathrm{C}$-bus |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $t_{\text {PD }}$ | propagation delay from SDA to SDn, or SCL to SCn |  |  | - | 0.3 [1] | - | 0.3 [1] | ns |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL clock frequency |  |  | 0 | 100 | 0 | 400 | kHz |
| $t_{\text {BUF }}$ | bus free time between a STOP and START condition |  |  | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | Hold time (repeated) START condition. After this period, the first clock pulse is generated. |  |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| tlow | LOW period of the SCL clock |  |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |
| $t_{\text {SU; }}$ STA | setup time for a repeated START condition |  |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STO | setup time for STOP condition |  |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | data hold time |  |  | 0 [2] | 3.45 | 0 [2] | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; DAT }}$ | data setup time |  |  | 250 | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | rise time of both SDA and SCL signals |  |  | - | 1000 | $20+0.1 C_{b} \underline{[3]}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and SCL signals |  |  | - | 300 | $20+0.1 C_{b} \underline{[3]}$ | 300 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | capacitive load for each bus line |  |  | - | 400 | - | 400 | $\mu \mathrm{s}$ |
| $\mathrm{tsp}^{\text {P }}$ | pulse width of spikes which must be suppressed by the input filter |  |  | - | 50 | - | 50 | ns |
| $\mathrm{t}_{\mathrm{VD} ; \mathrm{DAT}}$ | data valid time | HIGH-to-LOW | [4] | - | 1 | - | 1 | $\mu \mathrm{S}$ |
|  |  | LOW-to-HIGH | [4] | - | 0.6 | - | 0.6 | $\mu \mathrm{s}$ |
| tvD;ACK | data valid Acknowledge |  |  | - | 1 | - | 1 | $\mu \mathrm{s}$ |
| INT |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{v} \text { (INTnN-INTN) }}$ | valid time from $\overline{\overline{N T}}$ to INT signal |  |  | - | 4 | - | 4 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {d(INTnN-INTN) }}$ | delay time from $\overline{\mathrm{NT}}$ to $\overline{\mathrm{INT}}$ inactive |  |  | - | 2 | - | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w}(\mathrm{re}) \text { L }}$ | LOW-level rejection time | $\overline{\mathrm{NTn}}$ inputs |  | 1 | - | 1 | - | ns |
| $t_{w(r e j) H}$ | HIGH-level rejection time | $\overline{\text { INTn }}$ inputs |  | 500 | - | 500 | - | ns |
| RESET |  |  |  |  |  |  |  |  |
| $t_{\text {w(rst) }}$ | LOW-level reset time |  |  | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\text {rst }}$ | reset time (SDA clear) |  |  | 500 | - | 500 | - | ns |
| $t_{\text {REC } ; \text { STA }}$ | recovery time to START condition |  |  | 0 | - | 0 | - | ns |

[1] Pass gate propagation delay is calculated from the $20 \Omega$ typical $\mathrm{R}_{\text {on }}$ and the 15 pF load capacitance.
[2] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}(\text { min })}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
[3] $C_{b}=$ total capacitance of one bus line in pF .
[4] Measurements taken with $1 \mathrm{k} \Omega$ pull-up resistor and 50 pF load.


Fig 14. Definition of timing on the $\mathrm{I}^{2} \mathrm{C}$-bus


Fig 15. Definition of RESET timing


Rise and fall times, refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
Fig 16. $I^{2} \mathrm{C}$-bus timing diagram

## 13. Package outline



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $A_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & \hline 8.75 \\ & 8.55 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $1.0$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.7 \\ & 0.3 \end{aligned}$ | $8^{\circ}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.0100 \\ 0.0075 \end{array}$ | $\begin{aligned} & 0.35 \\ & 0.34 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.028 \\ & 0.024 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of $0.15 \mathrm{~mm}(0.006 \mathrm{inch})$ maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT108-1 | 076E06 | MS-012 |  | $\square$ (+) | $\begin{aligned} & 99-12-27 \\ & 03-02-19 \end{aligned}$ |

Fig 17. Package outline SOT108-1 (SO14)

DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{m a x}$. |  | $\mathbf{A}_{\mathbf{1}} \quad \mathbf{A}_{\mathbf{2}} \quad \mathbf{A}_{\mathbf{3}} \quad \mathbf{b}_{\mathbf{p}} \quad \mathbf{c}$

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT402-1 |  | MO-153 |  | $\square$ ¢ | $\begin{gathered} \hline 99-12-27 \\ 03-02-18 \end{gathered}$ |

Fig 18. Package outline SOT402-1 (TSSOP14)
939775014316

## 14. Soldering

### 14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from $215^{\circ} \mathrm{C}$ to $270^{\circ} \mathrm{C}$ depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below $225^{\circ} \mathrm{C}$ (SnPb process) or below $245{ }^{\circ} \mathrm{C}$ (Pb-free process)
- for all BGA, HTSSON..T and SSOP..T packages
- for packages with a thickness $\geq 2.5 \mathrm{~mm}$
- for packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $\geq 350 \mathrm{~mm}^{3}$ so called thick/large packages.
- below $240{ }^{\circ} \mathrm{C}$ (SnPb process) or below $260^{\circ} \mathrm{C}$ (Pb-free process) for packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $<350 \mathrm{~mm}^{3}$ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at $250^{\circ} \mathrm{C}$ or $265^{\circ} \mathrm{C}$, depending on solder material applied, SnPb or Pb -free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between $270^{\circ} \mathrm{C}$ and $320^{\circ} \mathrm{C}$.

### 14.5 Package related soldering information

Table 10: Suitability of surface mount IC packages for wave and reflow soldering methods

| Package [1] | Soldering method |  |
| :---: | :---: | :---: |
|  | Wave | Reflow [2] |
| BGA, HTSSON..T [3], LBGA, LFBGA, SQFP, SSOP..T [3], TFBGA, VFBGA, XSON | not suitable | suitable |
| DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS | not suitable [4] | suitable |
| PLCC [5], SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended [5] [6] | suitable |
| SSOP, TSSOP, VSO, VSSOP | not recommended [ $\underline{\text { [] }}$ | suitable |
| CWQCCN..L ${ }^{[8]}$, PMFP [9], WQCCN..L[ ${ }^{[8]}$ | not suitable | not suitable |

[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.
2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding $217^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
[4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
[5] If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
[6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
[7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .
[8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
[9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## 15. Abbreviations

Table 11: Abbreviations

| Acronym | Description |
| :--- | :--- |
| CDM | Charged Device Model |
| ESD | Electro Static Discharge |
| HBM | Human Body Model |
| IC | Integrated Circuit |
| LSB | Least Significant Bit |
| MM | Machine Model |
| MSB | Most Significant Bit |
| PCB | Printed Circuit Board |

## 16. Revision history

Table 12: Revision history

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| PCA9543A_3 | 20050321 | Product data sheet | - | 939775014316 | PCA9543A_2 |

Modifications: - The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.

- Section 2 "Features" on page 1
- 9th bullet: changed 'RDSON' to ' $\mathrm{R}_{\text {on }}$ '
- $17^{\text {th }}$ bullet: changed '... and 1000 V per JESD22-C101' to '... and 1000 V CDM per JESD22-C101'
- $18^{\text {th }}$ bullet: changed 'done to JESDEC Standard ...' to 'done to JEDEC Standard ...'
- Section 1 "General description", first paragraph, fourth sentence: changed ' $\overline{\mathrm{NTO}}$ to $\overline{\mathrm{INT}}$ ' to ' $\overline{\mathrm{INTO}}$ and INT1'.
- Section 7.2 "Control register" on page 5, Figure 5: changed bit 7 from ' 7 ' to ' $X$ '; changed bit 6 from ' 6 ' to ' $X$ '
- Section 7.5 "Voltage translation" on page 7: ;
- changed symbol ' $\mathrm{V}_{\mathrm{pass}}$ ' to ' $\mathrm{V}_{\mathrm{O}(\mathrm{sw})}$ ' in Figure 6 and second paragraph
- changed symbol ' $V_{\text {pass(max) }}$ ' to ' $V_{0(s w)(\max )}$ ' in second paragraph
- changed title of Figure 6 from ' $V_{\text {pass }}$ voltage' to 'Pass gate voltage versus supply voltage'
- Added Section 8.5 "Bus transactions" on page 10; moved Figure 11 "Write control register" and Figure 12 "Read control register" to this section.
- Table 6 "Limiting values" on page 11:
- in description line following title, changed '...referenced to GND' to '...referenced to $\mathrm{V}_{\mathrm{SS}}$ '
- deleted (old) Table note [1], as this is now in Section 18 "Definitions" on page 23.
- Table 7 "DC characteristics" on page 12:
- descriptive line below title: changed '(See page 10 for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ to 5.5 V )' to '(See Table 8 on page 13 for $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V )'
- subsection 'Supply': changed $\mathrm{I}_{\mathrm{DD}(\text { typ) }}$ from ' $40 \mu \mathrm{~A}$ ' to ' $25 \mu \mathrm{~A}$ ';
- subsection 'Supply': changed $\mathrm{V}_{\text {POR(typ) }}$ from '1.6 V' to '1.7 V'
- subsection 'Pass gate': changed symbol 'R $\mathrm{R}_{\mathrm{ON}}$ ' to ' $\mathrm{R}_{\mathrm{on}}$ ' and its parameter from 'switch resistance' to 'on-state resistance'; changed symbol ' $V_{\text {pass }}$ ' to ' $V_{0(s w)}$ '; under Conditions column, changed ' $\mathrm{V}_{\text {swin }}$ ' to ' $\mathrm{V}_{\mathrm{i}(\mathrm{sw})}$ ' and ' $\mathrm{I}_{\text {swout }}$ ' to ' $\mathrm{l}_{\mathrm{o}(\mathrm{sw)}}$ '
- subsection 'INT output': changed $\mathrm{I}_{\mathrm{OH}(\max )}$ from ' $+100 \mu \mathrm{~A}$ ' to ' $+10 \mu \mathrm{~A}$ '
- added (new) Table note [1].
- Table 8 "DC characteristics" on page 13:
- descriptive line below title: changed ' $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ to 5.5 V ' to ' $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V '
- subsection 'Supply': changed $\mathrm{V}_{\mathrm{DD}(\text { min) }}$ from ' 3.6 V ' to ' 4.5 V '
- subsection 'Pass gate': changed symbol 'Ron' to ' $R_{\text {on }}$ ' and its parameter from 'switch resistance' to 'on-state resistance'; changed symbol ' $\mathrm{V}_{\text {pass }}$ ' to ' $\mathrm{V}_{\mathrm{o}(\mathrm{sw)}}$ '; under Conditions column, changed ' $\mathrm{V}_{\text {swin }}$ ' to ' $\mathrm{V}_{\mathrm{i}(\mathrm{sw})}$ ' and ' $\mathrm{I}_{\text {swout }}$ ' to ' $\mathrm{I}_{\mathrm{o}(\mathrm{sw)}}$ '
- subsection 'Supply': changed $I_{D D(t y p)}$ from ' $65 \mu \mathrm{~A}$ ' to ' $25 \mu \mathrm{~A}$ '
- subsection 'Input SCL; input/output SDA': removed rows $\mathrm{I}_{\mathrm{IL}}$ and $\mathrm{I}_{\mathrm{H}}$; added row $\mathrm{I}_{\mathrm{L}}$
- subsection 'Select inputs A0, A1, INT0, INT1, RESET: changed $\mathrm{I}_{\mathrm{LI}(\max )}$ from ' $+50 \mu \mathrm{~A}$ ' to ' $+1 \mu \mathrm{~A}$ '
- subsection 'Pass gate': changed $\mathrm{L}_{(\max )}$ from ' $+100 \mu \mathrm{~A}$ ' to ' $+1 \mu \mathrm{~A}$ '.
- subsection 'INT output': changed $\mathrm{I}_{\mathrm{OH}(\max )}$ from ' $+100 \mu \mathrm{~A}$ ' to ' $+1 \mu \mathrm{~A}$ '
- added (new) Table note [1].

Table 12: Revision history ...continued

| Docum | Release date Data sheet status | ange notice | . number | persedes |
| :---: | :---: | :---: | :---: | :---: |
|  | - Table 9 "Dynamic characteristics" on page 14: <br> - changed symbol ' $t_{R}$ ' to ' $t_{r}$ '; changed symbol ' $\mathrm{t}_{\mathrm{F}}$ ' to ' $\mathrm{t}_{\mathrm{f}}$ ' (also changed in Figure 14) <br> - changed symbols 'tvd;DAtL' and 'tvd;DAth' to 'tvd;DAT'; added HIGH-to-LOW and LOW-to-HIGH transitions in the Conditions column <br> - under subsection $\overline{\mathrm{NT}}$ : changed symbol 'tiv' to 'tv(INTnN-INTN)' and its parameter from ' $\overline{\mathrm{NT} T \mathrm{n}}$ to $\overline{\mathrm{NT}}$ active valid time' to 'valid time from $\overline{\mathrm{NT}}$ to $\overline{\mathrm{NT}}$ signal' <br> - under subsection INT: changed symbol 'tide' to 'td(INTNN-INTN), and its parameter from 'INTn to $\overline{I N T}$ inactive delay time' to 'delay time from $\overline{\mathrm{INTn}}$ to $\overline{\mathrm{NNT}}$ inactive' <br> - under subsection $\overline{I N T}$ : changed symbol ' $L_{\text {pwr }}$ ' to ' $t_{\text {w(rej) }}$ ', and its parameter from 'LOW-level pulse width rejection on $\overline{\mathrm{NT}}$ inputs' to 'LOW-level rejection time' and moved 'INTn inputs' under the Conditions column <br> - under subsection $\overline{\mathrm{NT}}$ : changed symbol ' $\mathrm{H}_{\mathrm{pwr}}$ ' to 'tw(rej) $\mathrm{H}^{\prime}$, and its parameter from 'HIGH-level pulse width rejection on INTn inputs' to 'HIGH-level rejection time' and moved 'INTn inputs' under the Conditions column <br> - under subsection RESET: changed symbol 'twL(rst)' to 'tw(rst)L'; changed its parameter from 'pulse width LOW reset' to 'LOW-level reset time' <br> - under subsection RESET: changed parameter of $t_{\text {REC;STA }}$ from 'recovery to START' to 'recovery time to START condition' <br> - Table note 1: changed 'Ron' to 'Ron' <br> - Added Figure 15 "Definition of RESET timing" and Figure 16 " $\underline{\text { ㄹCC-bus timing diagram" }}$ <br> - Added Section 15 "Abbreviations". |  |  |  |
| PCA9543A_2 | 20040929 Objective data sheet |  | 939775013988 | CA9543A_1 |
|  |  |  |  |  |

## 17. Data sheet status

| Level | Data sheet status $\underline{[1]}$ | Product status $\underline{[2][3]}$ [3] | Definition <br> I |
| :--- | :--- | :--- | :--- |
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips <br> Semiconductors reserves the right to change the specification in any manner without notice. |  |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published <br> at a later date. Philips Semiconductors reserves the right to change the specification without notice, in <br> order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the <br> right to make changes at any time in order to improve the design, manufacturing and supply. Relevant <br> changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 18. Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 19. Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 20. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

## 21. Contents

1 General description ..... 1
2 Features ..... 1
3 Ordering information ..... 2
4 Marking ..... 2
5 Block diagram ..... 3
6 Pinning information ..... 4
6.1 Pinning .....  4
6.2 Pin description ..... 4
7 Functional description ..... 5
7.1 Device address ..... 5
7.2 Control register ..... 5
7.2.1 Control register definition ..... 5
7.2.2 Interrupt handling ..... 6
7.3 RESET input ..... 6
7.4 Power-On Reset (POR) ..... 7
7.5 Voltage translation ..... 7
8 Characteristics of the $I^{2} \mathrm{C}$-bus. ..... 8
8.1 Bit transfer ..... 8
8.2 START and STOP conditions ..... 8
8.3 System configuration ..... 9
8.4 Acknowledge ..... 9
8.5 Bus transactions ..... 10
9 Application design-in information ..... 11
10 Limiting values ..... 11
11 Static characteristics ..... 12
12 Dynamic characteristics ..... 14
13 Package outline ..... 16
14 Soldering ..... 18
14.1 Introduction to soldering surface mount packages ..... 18
14.2 Reflow soldering ..... 18
14.3 Wave soldering ..... 18
14.4 Manual soldering ..... 19
14.5 Package related soldering information ..... 19
15 Abbreviations ..... 20
16 Revision history ..... 21
17 Data sheet status ..... 23
18 Definitions ..... 23
19 Disclaimers ..... 23
20 Contact information ..... 23
© Koninklijke Philips Electronics N.V. 2005
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: $\mathbf{2 1}$ March 2005 Document number: 939775014316
Published in The Netherlands


[^0]:    - 1-of-2 bi-directional translating switches
    - ${ }^{2} \mathrm{C}$-bus interface logic; compatible with SMBus standards
    - 2 active LOW interrupt inputs
    - Active LOW interrupt output
    - Active LOW reset input

    ■ 2 address pins allowing up to 4 devices on the $\mathrm{I}^{2} \mathrm{C}$-bus

    - Channel selection via $\mathrm{I}^{2} \mathrm{C}$-bus, in any combination
    - Power-up with all switch channels deselected
    - Low $\mathrm{R}_{\text {on }}$ switches

    Allows voltage level translation between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ and 5 V buses

    - No glitch on power-up
    - Supports hot insertion
    - Low standby current
    - Operating power supply voltage range of 2.3 V to 5.5 V
    - 5 V tolerant inputs

    ■ 0 kHz to 400 kHz clock frequency

    - ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
    - Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

