
INTEGRATED CIRCUITS



Product specification

1999 Oct 07



Philips Semiconductors

PCA9542


FEATURES

- 1-of-2 bi-directional translating multiplexer
- Channel selection via I²C bus
- Operating supply voltage 2.5 to 3.6 V
- Operating temperature range 0°C to 70°C
- Power-up with all multiplexer channels deselected
- 3 address pins, allowing up to 8 devices on the I²C bus
- Low on resistance

DESCRIPTION

The PCA9542 is a 1-of-2 bi-directional translating multiplexer, controlled via the I²C bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register. Two interrupt inputs, one for each of the SCx/SDx downstream pair, are provided. One interrupt output, which acts as an AND of the two interrupt inputs, is provided. All I/O pins are 5 V tolerant.

The pass gates of the multiplexer are constructed such that the V_{DD} pin can be used to limit the maximum high voltage which will be passed by the PCA9542. This allows the use of different bus voltages on each SCx/SDx pair, so that 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors can pull the bus up to the desired voltage level for this channel.




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	A0	Address input 0
2	A1	Address input 1
3	A2	Address input 2
4	INTO	Interrupt input 0
5	SD0	Serial data 0
6	SC0	Serial clock 0
7	V _{SS}	Supply ground
8	INT1	Interrupt input 1
9	SD1	Serial data 1
10	SC1	Serial clock 1
11	ĪNT	Interrupt output
12	SCL	Serial clock line
13	SDA	Serial data line
14	V _{DD}	Supply voltage

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
14-Pin Plastic TSSOP	0°C to +70°C	PCA9542PW DH	SOT402-1

BLOCK DIAGRAM



PCA9542


PCA9542

CHANNEL SELECTION

A SC0x/SD0x downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9542 has been addressed. The 3 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a stop condition has been placed on the I²C bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

		COI	SELECTED					
7	6	5	4	3	2	1	0	CHANNEL
Х	Х	Х	Х	Х	0	Х	Х	none
Х	Х	Х	Х	Х	1	0	0	0 (SC0/SD0)
Х	Х	Х	Х	Х	1	0	1	1 (SC1/SD1)

CONTROL REGISTER



POWER-ON RESET

During power-up, the control register defaults to all zeroes causing all the channels to be deselected.

INTERRUPT HANDLING

The PCA9542 provides 2 interrupt inputs, one for each channel and one open drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9542 and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control byte.

Bits 4 – 5 of the control byte correspond to channels 0 - 1 of the PCA9542, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, then bit 5 will be set in the control register. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set. The master can then address the PCA9542 and read the contents of the control byte to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9542 to select this channel, and locate the device generating the interrupt and clear it.

It should be noted that more than one device can be providing an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

7	6	5	4	3	2	1	0	INTERRUPTING CHANNEL
0	0	0	1	Х	Х	Х	Х	0 (SC0/SD0)
0	0	1	0	Х	Х	Х	Х	1 (SC1/SD1)

PCA9542

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see FIgure 1).




Figure 1. Bit transfer

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 2).

System configuration

A device generating a message is a transmitter: a device receiving is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Figure 3).




Figure 2. Definition of start and stop conditions




Figure 3. System configuration

PCA9542

Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 4. Acknowledgement on the I²C-bus




Figure 5. Slave address




Figure 6. WRITE control register




Figure 7. READ control register

PCA9542

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134).Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{DD}	DC supply voltage		-0.5 to +7.0	V
VI	DC input voltage		-0.5 to +7.0	V
l	DC input current		±20	mA
Ι _Ο	DC output current		±25	mA
I _{DD}	Supply current		±100	mA
I _{SS}	Supply current		±100	mA
P _{tot}	total power dissipation		400	mW
T _{stg}	Storage temperature range		-60 to +150	°C
T _{amb}	Operating ambient temperature		0 to +70	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

DC CHARACTERISTICS

 V_{DD} = 2.5 to 3.6 V; V_{SS} = 0 V; T_{amb} = 0°C to +70°C; unless otherwise specified.

SYMBOL	DADAMETER			LIMITS	6	UNIT	
STMBUL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX		
Supply	•	•					
$VDDQn \leq V_{DD}$	Supply voltage		2.5		3.6	V	
I _{DD}	Supply current $\begin{array}{c} \text{Operating mode; } V_{\text{DD}} = 3.6 \text{ V;} \\ \text{no load; } V_{\text{I}} = V_{\text{DD}} \text{ or } V_{\text{SS}}; \\ f_{\text{SCL}} = 100 \text{ kHz} \end{array}$		-	20	100	μA	
I _{stb}	Standby current	Standby mode; $V_{DD} = 3.6 V$; no load; $V_I = V_{DD}$ or V_{SS}	-	2.5	100	μA	
V _{POR}	Power-on reset voltage	V_{DD} = 3.6 V; no load; V_{I} = V_{DD} or V_{SS}	-	1.3	2.1	V	
Input SCL; input	/output SDA						
V _{IL}	LOW level input voltage		-0.5	-	0.3 V _{DD}	V	
V _{IH}	HIGH level input voltage		0.7 V _{DD}	- 1	6	V	
1	LOW level output current	V _{OL} = 0.4 V	3	-	-	mA	
IOL		V _{OL} = 0.6 V	6	-	-		
١ _L	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	- 1	+1	μΑ	
Ci	Input capacitance	$V_I = V_{SS}$	-	-	10	pF	
Select inputs A0	to A2 / INTO to INT3	-					
V _{IL}	LOW level input voltage		-0.5	-	+0.3 V _{DD}	V	
V _{IH}	HIGH level input voltage		0.7 V _{DD}	-	V _{DD} + 0.5	V	
ILI	Input leakage current	pin at V _{DD} or V _{SS}	-1	-	+1	μΑ	
Pass Gate		-			-		
Paul	Switch resistance	$V_{CC} = 3.67 \text{ V}, V_O = 0.4 \text{ V}, I_O = 15 \text{ mA}$	5	20	30	Ω	
R _{ON}	Switch resistance	V_{CC} = 2.3 to 2.7 V, V_{O} = 0.4V, I_{O} = 10 mA	7	26	55	1 1	
		$V_{swin} = V_{DD} = 3.3 \text{ V}; I_{swout} = -100 \ \mu\text{A}$		2.2			
V _{Pass}	Switch output voltage	$V_{swin} = V_{DD} = 3.0$ to 3.6 V; $I_{swout} = -100 \ \mu A$	1.6		2.8		
V Pass	Switch output voltage	$V_{swin} = V_{DD} = 2.5 \text{ V}; I_{swout} = -100 \mu\text{A}$		1.5		1 °	
		$V_{swin} = V_{DD} = 2.3$ to 2.7 V; $I_{swout} = -100 \ \mu A$	1.1		2.0	1	
١L	Leakage current	$V_I = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ	
INT Output							
I _{OL}	LOW level output current	V _{OL} = 0.4 V	3	-	-	mA	
ΙL	Leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ	

PCA9542

AC CHARACTERISTICS

SYMBOL	PARAMETER		RD-MODE ·BUS	FAST-MODE	I ² C-BUS	UNIT
		MIN	MAX	MIN	MAX	
t _{pd}	Propagation delay from SDA to SD _n or SCL to SC _n		0.3 ¹		0.3 ¹	ns
f _{SCL}	SCL clock frequency	0	100	0	400	KHz
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	1.3	-	μs
t _{HD:STA}	Hold time (repeated) START condition After this period, the first clock pulse is generated	4.0	-	0.6	-	μs
t _{LOW}	LOW period of the SCL clock	4.7	-	1.3	-	μs
thigh	HIGH period of the SCL clock	4.0	-	0.6	-	μs
t _{SU:STA}	Set-up time for a repeated START condition	4.7	-	0.6		μs
t _{HD:DAT}	Data hold time: for CBUS compatible masters for I ² C-bus devices	5.0 0 ²		0^2	_ 0.9 ³	μs μs
t _{SU:DAT}	Data set-up time	250	-	100 ⁴	-	ns
t _{SU:STO}	Set-up time for STOP condition	-	1000	$20 + 0.1 C_b^5$	300	ns
t _r	Rise time of both SDA and SCL signals	-	300	20 + 0.1C _b ⁵	300	ns
t _f	Fall time of both SDA and SCL signals	4.0	-	0.6	-	μs
Cb	Capacitive load for each bus line		400	-	400	pF
INT						
t _{iv}	INTn to INT active valid time		4		4	μs
t _{ir}	INTn to INT inactive delay time		2		2	μs
L _{pwr}	LOW level pulse width rejection or INTn inputs	1		1		ns
H _{pwr}	HIGH level pulse width rejection or INTn inputs	500		500		ns

NOTES:

1. Pass gate propagation delay is calculated from the 20 Ω typical R_{ON} and and the 15 pF load capacitance. 2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH_{min} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

3. The maximum $t_{HD:DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. 4. A fast-mode I²C bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU:DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{max} + t_{SU:DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C-bus specification) before the SCL line is released.

5. $C_b = total capacitance of one bus line in pF.$





Figure 8. Definition of timing on the I²C-bus

PCA9542



OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT360-1		MO-153AC				-93-06-16 95-02-04

PCA9542

2-channel I²C multiplexer and interrupt controller



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 10-99

Document order number:

9397-750-06496

Let's make things better.



