# P4C164L LOW POWER 8K x 8 STATIC CMOS RAM

# FEATURES

- V<sub>cc</sub> Current (Commercial/Industrial)
   Operating: 55 mA
   CMOS Standby: 3 µA
- Access Times
  —80/100 (Commercial or Industrial)
- Single 5 Volts ±10% Power Supply
- Easy Memory Expansion Using CE<sub>1</sub>, CE<sub>2</sub> and OE Inputs
- Common Data I/O
- Three-State Outputs
- Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages
  —28-Pin 300 and 600 mil DIP
  —28-Pin 330 mil SOP

# DESCRIPTION

The P4C164L is a 64K density low power CMOS static RAM organized as 8Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply.

Access times of 80 ns and 100 ns are available. CMOS is utilized to reduce power consumption to a low level.

The P4C164L device provides asynchronous operation with matching access and cycle times.

Memory locations are specified on address pins  $A_0$  to  $A_{12}$ . Reading is accomplished by device selection (CE<sub>1</sub> low CE<sub>2</sub> high) and output enabling (OE) while write enable (WE) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either CE<sub>1</sub> or OE is HIGH or WE or CE<sub>2</sub> is LOW.

Package options for the P4C164L include 28-pin 300 and 600 mil DIP and 28-pin 330 mil SOP packages.

### FUNCTIONAL BLOCK DIAGRAM





### **PIN CONFIGURATION**



Document # SRAM116 REV B

#### **RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE**

Temperature Range (Ambient)	Supply Voltage
Commercial (0°C to 70°C)	$4.5V \le V_{cc} \le 5.5V$
Industrial (-40°C to 85°C)	$4.5 \le V_{cc} \le 5.5 V$

#### **MAXIMUM RATINGS**<sup>(1)</sup>

Stresses greater than those listed can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Maximum Ratings for extended periods can adversely affect device reliability.

Symbol	Parameter	Min	Max	Unit
V <sub>cc</sub>	Supply Voltage with Respect to GND	-0.5	7.0	V
V <sub>term</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5	V <sub>cc</sub> + 0.5	V
T <sub>A</sub>	Operating Ambient Temperature	-55	125	°C
S <sub>TG</sub>	Storage Temperature	-65	150	°C
I <sub>OUT</sub>	Output Current into Low Outputs		25	mA
ILAT	Latch-up Current	>200		mA

### DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)<sup>(2)</sup>

Symbol	Parameter	Test Conditions	Min	Мах	Unit
V <sub>он</sub>	Output High Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OH</sub> = -1mA, V <sub>CC</sub> = 4.5V	2.4		V
V <sub>ol</sub>	Output Low Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>(3)</sup>	0.8	V
I <sub>U</sub>	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$ Ind./Com.	-2	+2	μA
I <sub>LO</sub>	Output Leakage Current	$ \begin{array}{ll} \text{GND} \leq \text{V}_{_{\text{OUT}}} \leq \text{V}_{_{\text{CC}}} & \text{Ind./Com.} \\ \text{CE} \geq \text{V}_{_{\text{IH}}} \end{array} $	-2	+2	μA
I <sub>SB</sub>	V <sub>cc</sub> Current TTL Standby Current (TTL Input Levels)	$V_{CC} = 5.5V, I_{OUT} = 0 \text{ mA}$ $CE_1 = V_{IH} \text{ or } CE_2 = V_{IL}$		100	μΑ
I <sub>SB1</sub>	V <sub>cc</sub> Current CMOS Standby Current (CMOS Input Levels)	$V_{cc} = 5.5V, I_{OUT} = 0 \text{ mA}$ $CE_1 \ge V_{cc} \text{-}0.2V \text{ or } CE_2 \le 0.2V$		3	μΑ

#### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

3. Transient inputs with V<sub>IL</sub> and I<sub>IL</sub> not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20ns.

4. This parameter is sampled and not 100% tested.

#### CAPACITANCES<sup>(4)</sup>

 $(V_{cc} = 5.0V, T_{A} = 25^{\circ}C, F = 1.0 \text{ MHz})$ 

Symbol	Parameter	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	pF

#### **POWER DISSIPATION CHARACTERISTICS VS. SPEED**

	Devementer	Tanan tan Dana		*	11
Symbol	Parameter	Temperature Range	-80	-100	Unit
I <sub>cc</sub>	Dynamic Operating Current	Ind. & Comm.	55	55	mA

\*Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e. CE and WE  $\leq V_{IL}$  (max), OE is high. Switching inputs are 0V and 3V.

### AC ELECTRICAL CHARACTERISTICS - READ CYCLE

(Over Recommended Operating Temperature & Supply Voltage)

Cumhal	Deremeter	-8	30	-100		l Init
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	80		100		ns
t <sub>AA</sub>	Address Access Time		80		100	ns
t <sub>AC</sub>	Chip Enable Access Time		80		100	ns
t <sub>он</sub>	Output Hold from Address Change	10		10		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	10		10		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		30		30	ns
t <sub>oe</sub>	Output Enable Low to Data Valid		40		40	ns
t <sub>olz</sub>	Output Enable Low to Low Z	5		5		ns
t <sub>oнz</sub>	Output Enable High to High Z		20		20	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		80		100	ns



# READ CYCLE NO. 1 (OE CONTROLLED)<sup>(1)</sup>



#### Notes:

- 5. WE is HIGH for READ cycle.
- 6. CE, is LOW, CE, is HIGH and OE is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with CE, transition LOW and CE, transition HIGH.
- 8. Transition is measured  $\pm$  200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- 9. READ Cycle Time is measured from the last valid address to the first transitioning address.
- 10. Transitions caused by a chip enable control have similar delays irrespective of whether CE, or CE, causes them.

#### **AC CHARACTERISTICS - WRITE CYCLE**

Symbol	Paramotor	-80		-100		-80 -100		Unit
Symbol	Min Max M		Min	Мах	Onic			
t <sub>wc</sub>	Write Cycle Time	80		100		ns		
t <sub>cw</sub>	Chip Enable Time to End of Write	70		80		ns		
t <sub>AW</sub>	Address Valid to End of Write	70		80		ns		
t <sub>AS</sub>	Address Set-up Time	0		0		ns		
t <sub>wP</sub>	Write Pulse Width	60		60		ns		
t <sub>AH</sub>	Address Hold Time	0		0		ns		
t <sub>DW</sub>	Data Valid to End of Write	40		40		ns		
t <sub>DH</sub>	Data Hold Time	0		0		ns		
t <sub>wz</sub>	Write Enable to Output in High Z		30		30	ns		
t <sub>ow</sub>	Output Active from End of Write	10		10		ns		

# WRITE CYCLE NO. 1 (WE CONTROLLED)<sup>(6)</sup>



#### Notes:

- 11.  $CE_1$  and WE must be LOW, and  $CE_2$  HIGH for WRITE cycle.
- 12. OE is LOW for this WRITE cycle to show  $t_{wz}$  and  $t_{ow}$ . 13. If CE<sub>1</sub> goes HIGH, or CE<sub>2</sub> goes LOW, simultaneously with WE HIGH, the output remains in a high impedance state.
- 14. Write Cycle Time is measured from the last valid address to the first transitioning address.

# TIMING WAVEFORM OF WRITE CYCLE NO.2 (CE CONTROLLED)<sup>(6)</sup>



#### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

#### **TRUTH TABLE**

Mode	CE1		OE	WE	I/O	Power
Standby	Н	Х	Х	Х	High Z	Standby
Standby	Х	L	Х	Х	High Z	Standby
D <sub>out</sub> Disabled	L	Н	Н	Н	High Z	Active
Read	L	Н	L	Н	D <sub>OUT</sub>	Active
Write	L	Н	Х	L	High Z	Active



Figure 2. Thevenin Equivalent

To avoid signal reflections, proper termination must be used; for example, a 50 $\Omega$  test environment should be terminated into a 50 $\Omega$  load with 1.77V (Thevenin Voltage) at the comparator input, and a 589 $\Omega$  resistor must be used in series with D<sub>OUT</sub> to match 639 $\Omega$  (Thevenin Resistance).





\* including scope and test fixture.

#### Note:

Because of the high speed of the P4C164L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V<sub>cc</sub> and ground planes directly up to the contactor fingers. A 0.01  $\mu$ F high frequency capacitor is also required between V<sub>cc</sub> and ground.

# DATA RETENTION CHARACTERISTICS

Symbol	Parameter	<b>Test Condition</b>	Min	Ту V <sub>с</sub> 2.0V	p.* c= 3.0V	Ма V <sub>сс</sub> 2.0V	x = 3.0V	Unit
V <sub>dr</sub>	V <sub>cc</sub> for Data Retention		2.0					V
I <sub>ccdr</sub>	Data Retention Current	$CE_{L} \ge V_{oo} - 0.2V$ or		1	1	3	3	μA
t <sub>cdr</sub>	Chip Deselect to Data Retention Time	$CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	0					ns
t <sub>R</sub> †	Operation Recovery Time	IN	t <sub>RC</sub> §					ns

\*T<sub>A</sub> = +25°C

 ${}^{\$}t_{RC}$  = Read Cycle Time

<sup>†</sup>This parameter is guaranteed but not tested.

#### DATA RETENTION WAVEFORM





#### **ORDERING INFORMATION**



#### **SELECTION GUIDE**

The P4C164L is available in the following temperature, speed and package options.

Temperature	Packago	Speed (ns)		
Range	Fachage	80	100	
Commercial	Plastic DIP (300 mil)	-80P3C	-100P3C	
	Plastic DIP (600 mil)	-80P6C	-100P6C	
	Plastic SOP (450 mil)	-80SC	-100SC	
Industrial	Plastic DIP (300 mil)	-80P3I	-100P3I	
	Plastic DIP (600 mil)	-80P6I	-100P6I	
	Plastic SOP (450 mil)	-80SI	-100SI	

Pkg #	P5		
# Pins	28 (300 mil)		
Symbol	Min Max		
А	-	0.210	
A1		-	
b	0.014	0.023	
b2	0.045	0.070	
С	0.008	0.014	
D	1.345	1.400	
E1	0.270	0.300	
E	0.300	0.380	
е	0.100 BSC		
eB	-	0.430	
L	0.115	0.150	
α	0°	15°	



Pkg #	P6	
# Pins	28 (600 mil)	
Symbol	Min	Max
А	0.090	0.200
A1	0.000	0.070
b	0.014	0.020
b2	0.015	0.065
С	0.008	0.012
D	1.380	1.480
E1	0.485	0.550
E	0.600	0.625
е	0.100 BSC	
eB	0.600 TYP	
L	0.100	0.200
α	0°	15°

PLASTIC DUAL IN-LINE PACKAGE (600 mil)





Pkg #	S5	
# Pins	28 (330 mil)	
Symbol	Min	Max
А	0.079	0.102
A1	0.000	0.008
В	0.012	0.020
С	0.004	0.008
D	0.701	0.717
е	0.050 BSC	
E	0.331	0.346
Н	0.457	0.488
L	0.016	0.050
α	0°	8°

# SOIC/SOP SMALL OUTLINE IC PACKAGE (S)







# REVISIONS

DOCUME	NTNUMBER: NTTITLE:	SRAM11 P4C164L	6 . LOW POWER 8K x 8 STATIC CMOS RAM
REV.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
OR	Oct-05	JDB	New Data Sheet
A	Aug-06	JDB	Added Lead Free Designation
В	Jun-07	JDB	Corrected SOP package details