

12-CHARACTER 2-LINE DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION

The NJU6428/29 is a Dot Matrix LCD controller driver for 12-character 2-line with icon display in single chip.

It contains voltage tripler, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM, high voltage operation common and segment drivers.

The voltage tripler and bleeder resistance generates about triple voltage(8V) and bias voltage for LCD driving waveform internally from single power supply (3V). Consequently, high-contrast display can be performed though the simple power supply circuits.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The microprocessor interface circuits which operate by

1MHz, can be connected directly to 4/8bit microprocessor The character generator consists of 9,600 bits ROM and 32 x 5 bits RAM.

The 17-common (16 for character, 1 for icon) and 60segment drivers are operated up to 13.5V, and the icon common driver display up to 60 icons.

FEATURES

- 12-character 2-line Dot Matrix LCD Controller Driver
- Maximum 60 icon Display (Using COMMK)
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 24 x 8 bits : Maximum 12-character 2-line Display

or 24-character 1-line Display

- Character Generator ROM 9,600 bits : 240 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits : 4 Patterns (5 x 7 Dots)
- High Voltage LCD Driver : 17-common / 60-segment
- Maximum Display Character Number

(1/18 Duty, Icon Display Only for Version D and M is 2/18 Duty) :

	Device	Display Character	Position of COMMK	Duty of COMMK	OP-AMP. Drive ability
i	NJU6428CX			1/18	±5μA
	NJU6428DX		Upper Side	2/18	Ξυμη
	NJU6428LX		upper orde	1/18	±10µA
	NJU6428MX	12-Character 2-Line		2/18	
	NJU6429CX	+ Max.60 Icon Disp.		1/18	±5µA
	NJU6429DX		Lower Side	2/18	
	NJU6429LX		Lower Side	1/18	±10µA
	NJU6429MX			2/18	

- Useful Instruction Set : Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont,
 - Display Blink, Cursor Shift, Character Shift
- Power On Initialize / Hardware Reset Function
- Voltage Tripler and Bleeder Resistance On-chip
- Oscillation Circuit On-chip
- Low Power Consumption -- (100 μA)
- Operating Voltage --- 2.4 to 3.6 V (Except LCD Driving Voltage)
- Package Outline --- Chip / Bumped Chip / QFP100-C1 / QFP100-G1(TQFP) / TCP
- C-MOS Technology



PACKAGE OUTLINE






NJU6428X/29XFG1


New Japan Radio Co., Ltd.---



■ PIN CONFIGURATION (NJU6428FC1)




■ PIN CONFIGURATION (NJU6429FC1)




-New Japan Radio Co., Ltd.

PIN CONFIGURATION (NJU6428FG1)

JRC








New Japan Radio Co., Ltd.

PAD LOCATION



-New Japan Radio Co.,Ltd.

CHIP SIZE : 5.83mm x 4.23mm CHIP CENTER : X=0μm, Y=0μm PAD SIZE : 80μm x 80μm 5

PAD COORDINATES

JRC

PAD CO	ORDINATES			ראום מ	175	5 82mm	v A 22mm 4		[ER X=0μm,	V-0
	ΡΔΠ	NAME		1				NAME		
PAD No	NJU6428	NJU6429	X=(μm)	Y=(μm)		PAD No	NJU6428	NJU6429	X=(μm)	Y=(µm)
1	SEG40	SEG39	-2199.0	-1894.0		51	DB5	DBs	2134.0	1896.0
2	SEG ₄₁	SEG40	-1999.0	-1894.0		52	DB6	DB6	1944.0	1896.0
3	SEG ₄₂	SEG ₄₁	-1799.0	-1894.0		53	DB7	DB7	1784.0	1896.0
4	SEG ₄₃	SEG42	-1599.0	-1894.0		54	COMa	COMa	1547.0	1896.0
5	SEG44	SEG43	-1419.0	-1894.0		55	COM10	COM10	1367.0	1896.0
6	SEG45	SEG44	-1279.0	-1894.0		56	COM ₁₁	COM ₁₁	1187.0	1896.0
7	SEG ₄₆	SEG45	-1139.0	-1894.0		57	COM12	COM12	1027.0	1896.0
8	SEG ₄₇	SEG46	- 999.0	-1894.0		58	COM ₁₃	COM ₁₃	887.0	1896.0
9	SEG48	SEG47	- 859.0	-1894.0		59	COM ₁₄	COM14	747.0	1896.0
10	SEG ₄₉	SEG48	~ 719.0	-1894.0		60	COM ₁₅	COM15	607.0	1896.0
11	SEG50	SEG49	- 579.0	-1894.0		61	COM ₁₆	COM ₁₆	467.0	1896.0
12	SEG ₅₁	SEG50	- 439.0	-1894.0		62	SEG1	COMMK	228.0	1896.0
13	SEG ₅₂	SEG ₅₁	- 299.0	-1894.0		63	SEG ₂	SEG1	- 3.0	1896.0
14	SEG ₅₃	SEG52	- 159.0	-1894.0		64	SEG₃	SEG ₂	- 163.0	1896.0
15	SEG5 4	SEG ₅₃	- 19.0	-1894.0		65	SEG₄	SEG₃	- 303.0	1896.0
16	SEG55	SEG54	121.0	-1894.0		66	SEG5	SEG₄	- 443.0	1896.0
17	SEG ₅₆	SEG55	261.0	-1894.0		67	SEG ₆	SEG5	- 583.0	1896.0
18	SEG ₅₇	SEG ₅₆	401.0	-1894.0		68	SEG7	SEG ₆	- 723.0	1896.0
19	SEG ₅₈	SEG57	541.0	-1894.0		69	SEG ₈	SEG7	- 863.0	1896.0
20	SEG ₅₉	SEG ₅₈	681.0	-1894.0		70	SEG ₉	SEG ₈	-1003.0	1896.0
21	SEG ₆₀	SEG ₅₉	821.0	-1894.0		71	SEG ₁₀	SEG ₉	-1143.0	1896.0
22	COM8	SEG60	1058.0	-1894.0		72	SEG ₁₁	SEG ₁₀	-1283.0	1896.0
23	COM ₇	COM8	1339.0	-1894.0		73	SEG12	SEG ₁₁	-1423.0	1896.0
24	COM6	COM ₇	1479.0	-1894.0		74	SEG13	SEG ₁₂	-1563.0	1896.0
25	COM5		1619.0	-1894.0		75	SEG14	SEG13	-1703.0	1896.0
26	COM4	COM5	1759.0	-1894.0		76	SEG15	SEG14	-1863.0	1896.0
27	COM3	COM4	1919.0	-1894.0		77	SEG ₁₆	SEG15	-2023.0	1896.0
28	COM ₂	COM3	2079.0	-1894.0		78	SEG ₁₇	SEG ₁₆	-2183.0	1896.0
29		COM ₂	2239.0	-1894.0		79	SEG ₁₈	SEG17	-2343.0	1896.0
30	COMMK	COM ₁	2399.0	-1894.0		80	SEG ₁₉	SEG ₁₈	-2503.0	1896.0
31	OSC ₂	OSC ₂	2688.0	-1806.0		81	SEG20	SEG ₁₉	-2688.0	1561.0
32	OSC1	OSC1	2688.0	-1497.0		82	SEG ₂₁	SEG ₂₀	-2688.0	1281.0
33	V5	V ₅	2688.0	-1220.0		83	SEG ₂₂	SEG ₂₁	-2688.0	1031.0
34	Vss	Vss	2688.0	-1080.0		84	SEG ₂₃	SEG22	-2688.0	831.0
35	VSOUT	VSOUT	2688.0	- 801.0		85	SEG ₂₄	SEG ₂₃	-2688.0	631.0
36	C2 ⁻	C2 ⁻	2688.0	- 661.0		86	SEG ₂₅	SEG24	-2688.0	491.0
37	C2+	C2 ⁺	2688.0	- 382.0		87	SEG ₂₆	SEG ₂₅	-2688.0	351.0
38	<u> </u>	0 <u>2</u> C1 ⁻	2688.0	- 242.0		88	SEG ₂₇	SEG ₂₆	-2688.0	211.0
39	C1 ⁺	C1 ⁺	2688.0	38.0		89	SEG ₂₈	SEG ₂₇	-2688.0	71.0
40	Vci	Vci	2688.0	178.0		90	SEG ₂₉	SEG ₂₈	-2688.0	- 69.0
40	Voi		2688.0	378.0		<u>91</u>	SEG ₃₀	SEG29	-2688.0	- 209.0
41	RESET	RESET	2688.0	578.0		91	SEG _{3 1}	SEG ₃₀	-2688.0	- 349.0
42 43	RS	RS	2688.0	718.0		92	SEG32	SEG31	-2688.0	- 489.0
43	 R∕₩	R/W	2688.0	858.0		93	SEG33	SEG32	-2688.0	- 629.0
44	<u> </u>	E	2688.0	998.0		94 95	SEG34	SEG32 SEG33	-2688.0	- 769.0
45	DBo	DBo	2688.0	1138.0		<u>90</u> 96	SEG35	SEG33 SEG34	-2688.0	- 909.0
40			2688.0	1278.0		90	SEG36	SEG34 SEG35	-2688.0	-1049.0
47	DB_1 DB ₂	DB ₁ DB ₂	2688.0	1418.0		98	SEG _{3 7}	SEG36	-2688.0	-1249.0
40	DB3	DB 2 DB 3	2688.0	1558.0		99	SEG38	SEG37	-2688.0	-1449.0
49 50	DB3 DB4	DB3 DB4	2688.0	1698.0		100	SEG ₃₉	SEG ₃₈	-2688.0	-1649.0
JU	004	004		1030+0			ULU39	06438	1 2000.0	1043.0

 50
 DB4
 DB4
 2688.0
 1698.0
 100
 SEG39
 SEG38
 -2688.0
 -1649.0


 * The left side PAD of No1 PAD is Dummy PAD (Coordinates X=-2499,Y=-1894), No need Bonding.

-New Japan Radio Co., Ltd.⁻

JRC

NJU6428/29

BLOCK DIAGRAM



TERMINAL DESCRIPTION

SUNTETION		
28		
0.	SYMBOL	FUNCTION
FG1.		
39	Vdd	Power Source (+ 3V)
32	Vss	Power Source (OV)
31	Vs	LCD Driving Voltage Output
30 29	OSC1 OSC2	Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc Frequency=80kHz) For external clock operation, the clock should be input on OSC1.
41	RS	Register selection signal input(Pull-up resistance On-chip) "O": Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1": Data Register (Writing/Reading)
42	R/W	Read/Write selection signal input(Pull-up Resistance On-chip) "O" : Write , "1" : Read
43	E	Read/Write activation signal input
48~51	DB₄∼DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6428/29. DB7 is also used for the Busy Flag reading.
44~47	DBo~DB3	3-state Data Bus(Lower) to transfer the data between MPU and NJU6428/29. These bus are not used in the 4-bit operation.
27~20 52~59	COM1~COM16	LCD Common Driving Signal
28	СОММК	Icon Common Driving Signal
60~100 1 ~ 19	SEG 1~SEG60	LCD Segment Driving Signal
37,35 36,34	$\begin{array}{c} {C_1}^+, \ {C_2}^+\\ {C_1}^-, \ {C_2}^-\end{array}$	Capacitor for Voltage Tripler Connecting Terminal (+) Capacitor for Voltage Tripler Connecting Terminal (-)
38	Vci	Input Terminal for Voltage Tripler (Normally $V_{c1} = V_{DD}$)
33	V50UT	Voltage Tripler Output Terminal
40	RESET	Reset Terminal. When the "L" level input over 1.2ms to this terminal, the system will be reset(fosc=80kHz)
	0. FG1 39 32 31 30 29 41 42 43 48~51 $44\sim47$ $27\sim20$ $52\sim59$ 28 $60\sim100$ $1\sim19$ $37,35$ $36,34$ 38 33 33	D. SYMBOL FG1 V_{DD} 39 V_{DD} 32 V_{SS} 31 V_5 30 OSC_1 29 OSC_2 41 RS 42 R/W 43 E 48~51 $DB_4 \sim DB_7$ 44~47 $DB_0 \sim DB_3$ 27~20 $COM_1 \sim COM_{16}$ 52~59 $COMMK$ 60~100 $SEG_1 \sim SEG_{60}$ 37, 35 C_1^+, C_2^+ 38 V_{ci} 33 V_{50UT}

-New Japan Radio Co.,Ltd.-

TERMINAL DESCRIPTION

NJU64	129		
PAD N	10.	SYMBOL	FUNCTION
FC1	FG1		
41	39	Vdd	Power Source (+ 3V)
34	32	Vss	Power Source (OV)
33	31	V5	LCD Driving Voltage Output
32 31	30 29	OSC 1 OSC 2	Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc Frequency=80kHz) For external clock operation, the clock should be input on OSC1.
43	41	RS	Register selection signal input(Pull-up resistance On-chip) "O": Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1": Data Register (Writing/Reading)
44	42	R/W	Read/Write selection signal input(Pull-up Resistance On-chip) "O" : Write , "1" : Read
45	43	E	Read/Write activation signal input
50~53	48~51	DB4~DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6428/29. DB7 is also used for the Busy Flag reading.
46~49	44~47	DB₀∼DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6428/29. These bus are not used in the 4-bit operation.
30~23 54~61	28~21 52~59	COM1~COM16	LCD Common Driving Signal
62	60	COMMK	Icon Common Driving Signal
63~100 1 ~ 22	61~100 1 ~ 20	SEG 1~SEG60	LCD Segment Driving Signal
39,37 38,36	37,35 36,34	C_1^+, C_2^+ C_1^-, C_2^-	Capacitor for Voltage Tripler Connecting Terminal (+) Capacitor for Voltage Tripler Connecting Terminal (-)
40	38	V _c i	Input Terminal for Voltage Tripler (Normally $V_{\sigma 1} = V_{DD}$)
35	33	V50UT	Voltage Tripler Output Terminal
42	40	RESET	Reset Terminal. When the "L" level input over 1.2ms to this terminal, the system will be reset(fosc=80kHz)

-New Japan Radio Co., Ltd.-

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6428/29 incorporates two 8-bit registers, an Instruction Register (IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/W	Selected Register	Operation
0	0	I D	Write
0	1	ារ	Read busy flag(DB7) and address counter(DB0 \sim DB6)
1	0	DD	Write (Register(DR) to DD RAM or CG RAM)
1	1	DR	Read (DD RAM or CG RAM to Register(DR))

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag (BF) is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB7 when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "O".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

New Japan Radio Co., Ltd.

(1-4) Display Data RAM (DD RAM)

JRC

The display data RAM (DD RAM) consists of 24 x 8 bits stores up to 24-character display data represented in 8-bit code.

The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.

	←Hig	her ol	rder b	bit	Lo	ower	orde	r bit-	→		(Exa	ample	e) Di) RAM	ado	ires	s"()8 "			
AC	AC ₆	AC5	AC4	i AC3	A	C2	AC1	ACo			0	()	0			0		0	0	
	← H	exade	cimal	→ ←	He	kade	cimal	-	*		«	_	0		→ ←		_	8			→
	(1 —	4-1) 1-1	ine Di	spla	y (N=0)														
	Th	e rela	ation	betwee	n DD	RAM	addr	d dis	play	pos	itio	n on	the	LCD	is	show	n be	low.			
	1ch 2	3	4	5 6	7	8	9	10 11	12	13	14	15	16	17	18	19	20	21	22	23	24
Line	00 01	02	03 (04 05	06	07	08	09 04	OB	0C	OD	0E	0F	10	11	12	13	14	15	16	17
	<u> </u>									Ĵ								,			_
														0011							
	$COM_1 \sim COM_8$ When the display shift is performed, t												1	CUMe	~	COM1	6				
	W	hen t					perfo	ormed,	the D)d ra	M ad	dres					-	:			
(W		he di:	splay s			perfo	ormed,	the C)d Ra	M ad	dres					-	:			
		Shift	he di:	splay s			perfo g	ormed, 10 1 ⁻		D RA 13	M ad 14	dres 15					-	: 21	22	23	24
F	Left	Shift	he dis Disp 4	splay s lay)		is	9		12	13	14	15	s ch	ange 17	s as	fol 19	lows	21			24 00
F	Left 1ch 2	Shift	he dis Disp 4	splay s lay) 5 6	shift 7	is 8	9	10 1	12	13	14	15	s ch 16	ange 17	s as 18	fol 19	lows	21			
[Left 1ch 2	Shift 3 03	he dis Disp 4 04	splay s lay) 5 6 05 06	shift 7	is 8	9	10 1	12	13	14	15	s ch 16	ange 17	s as 18	fol 19	lows	21	16	17	00
[(Left 1ch 2 01 02	Shift 3 03 Shif	he dis Disp 4 04	splay s lay) 5 6 05 06	shift 7	is 8	9	10 1	12 3 0C	13	14	15	s ch 16	ange 17	s as 18	fol 19	lows	21			
[(Left 1ch 2 01 02 Right	Shift 3 03 Shif 3	he dis Disp 4 04 t Dis 4	splay s lay) 56 0506 play)	shift 7	is 8 08	9	10 1 0A 01	12 3 0C	13 0D 13	14 0E 14	15 0F	s ch 16 10	ange 17 11	s as 18 12	fol 19 13	lows 20 14	21 15	16 22	17 23	00

5

(1-4-2) 2-line Display (№1)

The relation between DD RAM address and display position on the LCD is shown below.

	_				COM	$ _1 \sim$	COM	8				_	
1.4	1	2	3	4	5	6	7	8	9	10	11	12	← Display Position
1st Line 2nd Line	00	01	02	03	04	05	06	07	08	09	0A	OB	
Line	40	41	42	43	44	45	46	47	48	49	4A	4B	← DD RAM Address (Hexadecimal)
	J		-									٦	
					COM	$_{\circ} \sim$	COM	16					

Note : In the 2 lines display mode, the 1st and 2nd line address are defined as $(00)_H$ to $(0B)_H$ and $(40)_H$ to $(4B)_H$. Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

	1	2	3	4	5	6	7	8	9	10	11	12
(00)←	01	02	03	04	05	06	07	08	09	0A	0B	00
(40)←	41	42	43	44	45	46	47	48	49	4A	4B	40

(Right Shift Display)

1	2	3	4	5	6	7	8	9	10	11	12	_
0B	00	01	02	03	04	05	06	07	08	09	0A	→(0B)
4B	40	41	42	43	44	45	46	47	48	49	4A	→(4B)

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6428/29 is shown in Table 2-1 and 2-2.

User-defined character patterns (Custom Font) are also available by mask option.

J	RC
·	

\square							Ur	oper 4	bit	(Hexa	udec i n	nal)					
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)						••	₽ •	:					····.		
	1	(02)		:					·::					.	;		
	2	(03)		::					.			:	·	:: <u>.</u> :	.:: [‡]		
	3	(04)			•:	I	:	: <u></u> .	<u></u> .	::: •::::					÷	÷	::::
	4	(01)			:: .		Ï		· !	·	::	•.		.	:	. 1	:::
cimal)	5	(02)		* 	·!	 			1.1	::. •::::		::					l!
Lower 4 bit (Hexadecimal	6	(03)			<u>.</u>		! ,.!	÷	۱	·			11	••••		<u></u>	
4 bit (7	(04)		:				·!	11	:						:	
Lower	8	(01)	·				÷.		::::		:;	.:			!	! "	
	9	(02)	::						·!				Ţ		: İ.:	•• :	·!
	A	(03)	:	:4:	:: ::						: <u>.</u> :				.		
	В	(04)	:		:	ŀ.	!	! ::	4		: : :·		<u>.</u>			::	
	С	(01)		:	•:						- <u></u>	· † ::	:			::::	:
	D	(02)			•••••			T'I			·			•••••		÷	
	E	(03)		::				! ''1					1	::::	•.••		
	F	(04)		•••	:		•••••		÷			:	۲. 				

Table 2-1. CG ROM Character Pattern (ROM version -02)

$\overline{}$			- 41, * 34				Up	per 4	bit (Hexa	decima	al)					
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0		.				••••	••	÷				•••••				·:
I	1			!	1				·:					÷.	<u>ن</u>	 :	::::
	2		•••	::					!				•	: <u>.</u> .	.::		
	3				:		::	: <u></u> .	·			!					
	4				÷.				÷			•.		.	† ;;	÷	:
imal)	5			* •`"	·!			:·	١			::					
Lower 4 bit (Hexadecimal	6						.	.	۱ <u>.</u> ،					••••		.	
4 bit (7			:	:				<u>.</u>	÷						1	:::::
Lower	8							!	:::					····· ····	· .		<u>.</u>
	9					1		1	·!			:			11		
	A			::	::										.	:::	
	В				:			K.				7	ŗ	ŀ			
	C			:	•.	.						•	;			1	
s.	D	1	-	•••••				14						••••		•	1
	E		...	::			••••	ŀĨ	: -					::::		:::	
	F						•••••	::::	÷.			• •	۲. 				

Table 2-2. CG ROM Character Pattern (ROM version -05)

-New Japan Radio Co.,Ltd.–



(1-6) Character Generator RAM (CG RAM)

The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern and icon data. The CG RAM can store 4 kind of character in 5 x 7 dots mode or 2 kind of character in 5 x 7 dots mode and icon data.

To display user's original character pattern stored in the CG RAM, the address data (00) $_{\rm H}$ - $(03)_{H}$ should be written to the DD RAM as shown in Table 2-1 and 2-2.

Table 3. show the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern(5 x 7 dots).

Character Code	CG	Character Pattern	
(DD RAM Data)	RAM Address	(CG RAM Data)	
76543210	$\begin{array}{ccc} 4 & 3 & 2 & 1 & 0 \\ \leftarrow & & - & - & \end{array}$	4 3 2 1 0	
Upper Lower bit bit	Upper Lower bit bit	Upper Lower bit bit	
0000**00	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$		Character Pattern Example(1) ←Cursor Position
0000**01	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 \end{array}$		Character Pattern Example(2) ←Cursor Position
	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \end{array}$		
0000**11	1 1 1 0 0 1 0 1 1 1 0 1 1 1		* : Don't Care

Notes : 1. Character code bit 0, 1 correspond to the CG RAM address 3, 4(2bits:4 patterns). 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "O". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.

- 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above.
- SHOWH ADDVE.
 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 and 1. Therefore, the address (00)_H, (04)_H, (08)_H and (0C)_H select the same character pattern as shown in Table 2-1, 2-2 and Table 3.
 5. "1" for CG RAM data corresponds to display On and "0" to display Off.
 6. CG RAM address (14)_H to (1F)_H are using for both of character pattern memory and

New Japan Radio Co., Ltd.




(1-7) Icon Display Function

The NJU6428/29 can display not only 5 x 7 bits character pattern but also maximum 60 icons. The icon can be displayed by writing bit "1" to each data bit 0 to 4 in the address $(14)_{\rm H} \sim (1F)_{\rm H}$ of CG RAM.

The fixed character display code is not affected except CG RAM writing and display ON/OFF instruction.

The relation between CG RAM address and icon display position on the LCD is fixed even if the display shift is executed. The relation is shown below:



NOTE) The $1F_4$ corresponds bit 4 of $(1F)_H$ in CG RAM.

< CG RAM vs. SEG terminal

for icon display >											
CG RAM	data	SEG									
address	43210	terminal									
14	00110	$56 \sim 60$									
15	11100	$51 \sim 55$									
16		$46 \sim 50$									
17		41~45									
18		$36 \sim 40$									
19		31~35									
1A		26~30									
1B		21~25									
10	00100	16~20									
1D	00000	11~15									
1E	00100	6~10									
1F	00000	1~5									

Maximum Character Number and Icon Display Number in CG RAM

Icon Disp. Number	Max. Chara Number	Note
No Use	4 Chara.	
40 Icons	3 Chara.	$(03)_{H},(07)_{H},(0B)_{H}$ and $(0F)_{H}$ can not use for Character Memory.
60 Icons		$(02)_{\rm H}, (03)_{\rm H}, (06)_{\rm H}, (07)_{\rm H}, (0A)_{\rm H}, (0B)_{\rm H}, (0E)_{\rm H}$ and $(0F)_{\rm H}$ can not use for Character Memory.

NOTE) When the icon display function using, the system should be initialized by the software initialization because of the CG RAM does not initialize except the software initialization.

New Japan Radio Co., Ltd.

(1-8) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-9) LCD Driver

LCD driver consist of 17-common driver and 60-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.


The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-10) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and the cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{H}$, a cursor position is shown as follows:



(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




(2) Power on Initialization by internal circuits

(2-1) Initialization By Internal Reset Circuit

The NJU6428/29 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 2.4V.

New Japan Radio Co., Ltd.

Initialization flow is shown below:




NOTE
If the condition of power supply
If the condition of power supply rise time described in the Elec-
trical Characteristics is not sa-
tisfied, the internal Power On
Initialization Circuits will not operated and initialization will
operated and initialization will
not performed. In this case the initialization by MPU software is required.
by MPIL coftware is required
by min solumere is required.


(2-2) Initialization By Hardware

The NJU6428/29 incorporates RESET terminal to initialize the all system. When the "L" level input over 1.2ms to the RESET terminal, reset sequence is executed. In this time, busy signal output during 10ms after RESET terminal goes to "H".

• Reset Circuit



• Timing Chart



(3) Instructions

The NJU6428/29 incorporates two registers, an Instruction Register (IR) and a Data Register (DR).

These two registers store control information temporarily to allow interface between NJU6428/29 and MPU or peripheral ICs operating different cycles. The operation of NJU6428/29 is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB₀ to DB₇).

Table 4. shows each instruction and its operating time.

Note 1) The execution time mentioned in Table 4. based on fcp or fosc=80kHz.

If the oscillation frequency is changed, the execution time is also changed.

Note 2) When the reset function is executed, 24-character 1-line is selected.

I NSTRUCT I ONS	RS	R/W		C DB6	0 DB5	D DB₄	E DB₃	DB2	DB 1	DBo	DESCRIPTION	EXEC TIME
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	-
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.63ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	125us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, 1/D=0:Decrement S=1:Accompanies display shift	125us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	125us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	188us
Function Set	0	0	0	0	1	ÐL	N	*	*	*	Sets interface data length(DL), number of display lines(N) and display character number. Character font is fixed 5 X 7. DL=1 : 8 bits , DL=0 : 4 bits N=1 : 2-line , N=0 : 1-line	125us
Set CG RAM Address	0	0	0	1	*	~		Acg	_		Sets CG RAM address. After this instruction, the data is trans-ferred to/from CG RAM.	125us
Set DD RAM Address	0	0	1	*			Add			>	Sets DD RAM address. After this instruction, the data is trans-ferred to/from DD RAM.	125us
Read Busy Flag & Address	0	1	BF	~ -			AC	-		>	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	0us
Write Data to	1	0	~		Writ	e Da	ta(D	D RA	M) -	>	Writes data into DD or CG RAMs.	125us
CG & DD RAM			*	*	*	+	-(C	G RA	M) -			
Read Data from CG or DD RAM	1	1	← *	*	Rea *		ta(D —(C				Reads data from DD or CG RAMs.	188us
Explanation of Abbreviation	Acg	: 0	G RA	M ad	dres	s,	Add	: DD	RAM	addro	racter generator RAM ess, Corresponds to cursor address and CG RAMs	

Table 4. Table of Instructions

(3-1) Description of each instructions

(a) Maker Testing

	RS	R/₩	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	.0	0	0	0	0

All "O" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "O" input or no meaning Enable signal input at data "O". (Especially please pay attention the output condition of Enable signal when the power turns on.)

(b) Clear Display

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB_0 . When this instruction is executed, the space code (20)_H is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment.

If the cursor or blink are displayed, they are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R/W	DB7	D86	DB_5	DB4	DB3	DB2	DB1	DBo	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB_1 . When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB7	DB6	DB_5	DB₄	DB₃	DB2	DB 1	DBo	_
Code	0	0	0	0	0	0	0	1	1/D	S	

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (I/D) and (S) are written into $DB_1(I/D)$ and $DB_0(S)$, as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D	Function
1	Address increment: The address of the DD RAM or CG RAM increment (+1) when the read/write, and the cursor or blink move to the right.
0	Address decrement: The address of the DD RAM or CG RAM decrement (-1) when the read/write, and the cursor or blink move to the left.

S	Function
1	Entire display shift. The shift direction is determined by I/D. : shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

-New Japan Radio Co., Ltd.



(e) Display On/Off Control


	RS	R/W	DB7	DB6	DBs	DB₄	DB₃	DB2	DB ₁	DBo
Code	0	0	0	0	0	0	1	D	C	В

Display On/Off control instruction which controls the whole display On/Off, the cursor On/ Off and the cursor position character blink, is executed when the code "1" is written into DB₃ and the codes of (D), (C) and (B) are written into DB₂(D), DB₁(C) and DB₀(B), as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.

C			F	u	n	c	t	i	0	n						
1	Cursor On.	The cu	ursor i	s di	spl	ayed	by	/ 5	do	ts o	n the	8tł	line			
0	Cursor Off.	Even i	f the	disp	olay	dat	a I	vrit	te,	the	1/D	etc	does	not	chang	e.


В	Function
1	The cursor position character is blinking. Blinking rate is 540ms at fosc=80kHz for 12-character 2-line. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



1 Cursor

Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example

(f) Cursor/Display Shift

	RS	R/W	DB7	D86	DBs	DB₄	DB3	DB2	DB1	DBo	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 12th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

S/C	R/L	Function
0	0 1 0 1	Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

(g) Function Set

	RS	R/W	DB7	DB6	DBs	DB₄	DB₃	DB2	DB 1	DBo	
Code	0	0	0	0	1	DL	N	*	*	*	<pre>* = Don't care</pre>

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into DB_5 and the codes of (DL) and (N) are written into $DB_4(DL)$ and $DB_3(N)$, as shown below (character font is fixed 5 x 7 dots).


(DL) sets the interface data length and (N) sets the number of display lines either the 1-line or 2-line.

DL	Function
1	Set the interface data length to 8 bits (DB7 to DB_0)
0	Set the interface data length to 4 bits (DB7 to DB4) The data must be sent or received twice in this mode.

-New Japan Radio Co.,Ltd.

N	Display lines	Display Digit
0	1-line	24 Character
1	2-line	12 Character

(h) Set CG RAM Address



Set CG RAM address set instruction is executed when the code "1" is written into DB_6 and the address is written into DB_5 to DB_0 as shown above.

The address data mentioned by binary code " AAAAA " is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	DB7	DB6	DB₅	DB₄	DB₃	DB2	DB 1	DBo
Code	0	0	1	A	A	A	A	A	A	A
				←Hig	her or	ler bi	t	Lowe	r orde	r bit→

Set DD RAM address instruction is executed when the code "1" is written into DB7 and the address is written into DB6 to DB0 as shown above.

The address data mentioned by binary code " AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note: In case of the 1-line display(N=O), the address data is (OO)_H to (17)_H. And the 2-line display(N=1), the FAAAAAAA1 is (OO)_H to (OB)_H for the 1st line AND (40)_H to (4B)_H for the 2nd line.

(j) Read Busy Flag & Address

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB 1	DBo
Code	0	1	BF	A	A	A	A	A	A	A
				←Hig	her or	der bi	t	Lowe	r orde	r bit→

This instruction reads out the internal status of the NJU6428/29. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB₇ and the address of the CG RAM or DD RAM is read out from DB₆ to DB₀ (the address for the CG RAM or DD RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation.

NJU6428/29

(k) Write Data to CG RAM or DD RAM

•Write Data to DD RAM

	RS	R/W	DB7	DBe	DB5	DB₄	DB3	DB2	DB 1	DB_{o}	_
Code	1	0	D	D	D	D	D	D	D	D	
			←Hig	ner or	der bi	t		Lowe	r orde	r bit→	•

Write Data to DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are written into the DD RAM. The selection of the DD RAM is determined by the previous instruction (DD RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

• Write Data to CG RAM

	RS	R/W	DB7	DBe	DB5	DB₄	DB₃	DB2	DBi	DB_{o}	
Code	1	0	*	*	*	D	D	D	D	D	* = D on't care
			←Hig	ner or	der bi	t		Lower	r orde	r bit→	

Write Data to CG RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD " are written into the CG RAM. The selection of the CG RAM is determined by the previous instruction (CG RAM must be selected before). After this instruction execution, the address increment(+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

New Japan Radio Co., Ltd.

5

(1) Read Data from CG RAM or DD RAM

Read Data from DD RAM

	RS	R∕₩	DB7	DB6	DBs	DB₄	DB₃	D82	DB1	DBo	_
Code	1	1	D	D	D	D	D	D	D	D	
			←Hig	ner or	der bi	t		Lowe	r orde	r bit→	-

Read Data from DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD " are read out from the DD RAM.

• Read Data from CG RAM

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB 1	DBo	_
Code	1	1	*	*	*	D	D	D	D	D	* = Don't care
'			←Hi gi	her or	der bi	t		Lowe	r orde	r bit→	•

Read Data from CG RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDD" are read out from the CG RAM.

The CG RAM or DD RAM is determined by previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.


The address set instruction is not required if the cursor shift instruction is executed just beforehand (only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter(AC) is automatically incremented or decremented by 1 after write instruction to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

New Japan Radio Co., Ltd.




(3-2) Initialization using the internal reset circuits

(a) 24-character 1-line display in 8-bit operation (Using internal reset circuits).

At the 24-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6428/29 can store up to 24 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation.

Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.




New Japan Radio Co.,Ltd.

(b) 24-character 1-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.

16-character 2-line in 4-bit operation is shown as follows:




5

(c) 12-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 12th character of the first line has been written. Therefore, if the display character is only 8 characters in the 1st line, the DD RAM address must be set by the user programing to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.



New Japan Radio Co., Ltd.

5

JRC



(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6428/29 must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface length.

Power On											Initialized. No display appears.
1											
Wait more than 15ms after Voo rises to											
Ļ	RS	R/W	DB ₇	DB	DB₅	DB₄	DB₃	DB₂	DB1	DBo	Europhian Oat
Function Set	0	0	0	0	1	1	*	*	*	*	Function Set (8-bit interface length)
<u> </u>									L		
Wait more than 4.1m	IS										
Ļ	RS	R/W	DB7	DB6	DB₅	D₿₄	DB₃	DB2	DB1	DBo	Function Cot
Function Set	0	0	0	0	1	1	*	*	*	*	Function Set (8-bit interface length)
↓ ↓											
Wait more than 100	s										
Ļ	RS	R/₩	DB 7	DBe	DB₅	DB₄	DB₃	DB₂	DB₁	DBo	Function Set
Function Set	0	0	0	0	1	1	*	*	*	*	(8-bit interface length)
	RS	R/W	DB-	DBa	DBa	DB.	DBa	DBa	DR.	DB。	Busy Flag(BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required.
Function Set	0	0	0	0	1	1	1	*	*	*	Set the 8-bit operation, 12-character 2-line
L	RS		DB ₇	DB ₆	DB ₅	DB₄	DBa	DB2	DB1	DB	display.
Display Off	0	0	0	0	0	0	1	0	0	0	
↓	RS	R/W	DB 7	DB6	DB₅	DB ₄	DB₃	DB2	DB1	DB _o	
Display Clear	0	0	0	0	0	0	0	0	0	1	
1	RS	R/W	DB ₇	DB6	DB₅	DB₄	DB₃	DB2	DB	DB。	
Entry Mode Set	0	0	0	0	0	0	0	1	1	0	Example for set address increment and cursor
↓]		1]	right shift when the data write to the DD RAM
Write data to the E and set the Instruc		RAM									or CG RAM.

New Japan Radio Co., Ltd.

(b) Initialization by Instruction in 4-bit interface length



New Japan Radio Co., Ltd.

(4) LCD DISPLAY


(4-1) Power Supply for LCD Driving

NJU6428/29 incorporate voltage tripler to generate LCD driving high voltage and bleeder resistance. The voltage tripler generate about triple voltage from the V_{ei} input voltage (7.8V typ at lout=1mA and V_{ei}=3V) and bleeder resistance generate each LCD driving voltage. The bleeder resistance is set 1/5 bias suitable for 1/18 duty ratio and 1MΩ per resist-

ance.

Furthermore, the bleeder resistance output the LCD Driving bias level through the voltage follower OP-AMP to get a enough display characteristics with low power consumption.

LCD Driving Voltage vs Duty Ratio




(a) 1/5 Bias(1/18 Duty)(Voltage Tripler used example)

(4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6428/29 incorporate oscillation capacitor and resistance for CR oscillation, 80kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 80kHz oscillation.


 $(1 \, \text{clock} = 12.5 \text{us})$



Frame frequency = 1/13.5(ms) = 74.1(Hz)

-New Japan Radio Co.,Ltd.

 \mathbf{O}



(5) Interface with MPU


NJU6428/29 can be interfaced with both of 4/8-bit MPU and the two-time 4-bit or one-time 8bit data transfer is available.

(5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB_4 to DB_7 at 8-bit length) and lower 4-bit (the data DB_0 to DB_3 at 8-bit length).

The busy flag check must be executed after two-time 4bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



(5-2) 8-bit MPU interface



-New Japan Radio Co.,Ltd.

JRC

ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	$-0.3 \sim +7.0$	۷
Input Voltage	Vr	$-0.3 \sim V_{DD}+0.3$	٧
Operating Temperature	Topr	$-30 \sim +80$	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as Vss = OV
- Note 3) The relation : $V_{DD} \ge V_{C1} > V_5 \ge V_{500T}$, V_{SS} =0V must be maintained.
- Turn on V_{DD} and V_{c1} at same time or turn on V_{DD} first then turn on V_{c1} must be required. If the turn on sequence does not meet above conditions, latch up will occur.
- Note 4) Decoupling Capacitor(C_D) should be connected between V_{oi} and V_{SS} due to stabilized operation for the tripler.


ELECTRICAL CHARACTERISTICS

($V_{DD}=3V\pm 20\%$, Ta=-20 ~ +75°C)

								11075
PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOLE
Operating		Vdd		2.4	3.0	3.6	<u> </u>	
		VIH		0.8Vpp	· ·	VDD	v	5
Input Volt	age	Vil				0.2V _{DD}	-	
		Voн	-1 _{0H} =0.205mA	2.0			v	6
Output Vol	tage	Vol	1 ₀₁ =1.6mA			0.5	v	
Driver On-	resist.(COM)	Rсом	±ld=5uA(All com.term.)			20	kΩ	9
	resist.(SEG)	RSEG	±ld=5uA(All seg.term.)				N 32	J
	age Current	111	$V_{1N}=0 \sim V_{DD}$	- 1		1		7
	sist Current	- p	V _{DD} =3V, RS, R/W, RESET, DB Terminals	10	25	50	uA	
Operating	Current	DD	Vpp=3V, fosc=Internal freq		100	200	uA_	8
[Output Volt.	Vup	Vci=3V, lour=1mA, Ta=25°C	- 4.6	- 4.8		٧	
voitage -	Input Volt.	Voi		*		VDD	V	
	Conv. Effici	Vef	R _L =∞	95.0	99.9		%	
Bleeder re		RB	V _{DD} -V5=3V, (Per Resistance)		1		MΩ	
	n Frequency	fosc	V _{DD} =3V, Ta=25℃	56	80	104	kHz	
LCD Drivin		VLCD	V _{50UT} Terminal, V _{DD} =3V	Vss		VDD-	V	10
						13.5		

* Min value is checking.


Note 5) Input/Output structure except LCD driver are shown below:



E Terminal


RS,R/W Terminals

Input/Output Terminal Structure



- Note 6) Apply to the Output and Input/Output Terminal.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current but including the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".

Operating Current Measurement Circuit





- Note 9) R_{COM} and R_{SEG} are the resistance values between power supply terminals (V_{DD}, V_{50UT}) and each common terminal(COM₁ to COM₁₆ / COMMK), and supply voltage (V_{DD}, V_{50UT}) and each segment terminal(SEG₁ to SEG₆₀) respectively, and measured when the current ld is flown on every common and segment terminals at a same time.
- Note 10)Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage (VDD, V500T) at no load condition.

New Japan Radio Co., Ltd. -

Voltage Tripler Measurement Circuit

Internal Bleeder Resistance and Voltage Follower





* Voltage Tripler Internal Clock Frequency = 10kHz

5

• Bus timing characteristics (V_{DD} = 3.0V \pm 20%, V_{BB} = 0V, Ta = -20 ~ +75°C)

Write operation	(Write	from	MPU	to	NJU6428/29)	
-----------------	--------	------	-----	----	------------	---	--

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tevee	1			us
Enable Pulse Width "	'High" level	Pwen	400			
Enable Rise Time, Fall Time		ter, ter		20		
	R∕₩, E	tas	40		fig.1	ns
Address Hold Time		t _{AH}	10			
Data Set up Time		tosw	60			
Data Hold Time		tн	10			

Timing Characteristics (Write operation)





fig. 1

Read operation (Read from NJU6428/29 to MPU)

PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tcyce	1			us
Enable Pulse Width	"High" level	Pweh	600			
Enable Rise Time, F	ter, tef		20			
Set up Time	RS, R/W, E	tas	40		fig.2	ns
Address Hold Time		t _{ан}	10	1		
Data Delay Time		toow		600		
Data Hold Time		tddh	20			

Timing Characteristics (Read operation)






-New Japan Radio Co.,Ltd.-

• The Input Condition when using the Hardware Reset Circuit

Input Timing




PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Reset Input "L" Level Width	trsl	fosc =80kHz	1.2	-	ms

• Power Supply Condition when using the internal initialization circuit(Ta = -20 \sim +75°C)

PARAMETER	SYMBOL	CONDITION	MIN	MAX	UNIT
Power Supply Rise Time	trDD		0.1	5	ms
Power Supply OFF Time	toff		1		6111

Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)

torr≧1ms




0.1ms≦trop≦5ms

 t_{OFF} specifies the power off time in a short period off or cyclical on/off.



ILCD DRIVING WAVE FORM




-New Japan Radio Co., Ltd.

1/18 Duty Driving




MAPPLICATION CIRCUITS (1)

(1) 24-character 1-line WITH iCON Display Example (NJU6428)




(2) 24-character 1-line WITH iCON Display Example (NJU6429)






APPLICATION CIRCUITS (2)

(1) 12-character 2-line with Icon Display Example (NJU6428)



5


(2) 12-character 2-line with Icon Display Example (NJU6429)



-New Japan Radio Co.,Ltd.




APPLICATION CIRCUITS (3)



New Japan Radio Co., Ltd.



JRC



(2) 8 bit MPU interface example (LCD driving voltage is generated by NJU6429)

-New Japan Radio Co.,Ltd.-

5

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.