

PRELIMINARY

4-BIT SINGLE CHIP MICRO CONTROLLER

■ GENERAL DESCRIPTION

The **NJU3504** is the C-MOS 4-bit Single Chip Micro Controller consisting of the 4-bit CPU Core, Input / Output Selectable I/O ports, Program ROM, Data RAM, Dual Timer/Counter, 8-bit Serial Interface, 8-bit A/D Converter, and Oscillator Circuit (CR or Ceramic or X'tal). It realizes the control for home appliances or toys by only few external components.

The **NJU3504** is suitable for battery operated appliances because of low operating current, wide operating voltage range, and STANDBY function(HALT mode).

■ PACKAGE OUTLINE





NJU3504FA1

NJU3504L

■ FEATURES

Internal Program ROM
 Internal Data RAM
 4096 X 8 bits
 256 X 4 bits

Input / Output Port
 35 lines(MAX) / NJU3504FA1
 33 lines(MAX) / NJU3504L

17 lines....Input / Output direction of each bit is selected by the mask option.

8 lines.....Input / Output direction of the 4-bit lines group can be changed by the program.

Additional functions by the mask option.

External Interrupt Terminal : EXTI/PK0 External Clock Input Terminal for Timer2 : CNTI/PK1

Serial Interface Terminals : SDO/PL0, SDI(O)/PL1

A/D Converter Interface Terminals : AIN0-3/PI0-3, V_{REF}/PJ0, ADCK/PJ1

High Output-Current terminal (8 lines)

N-Channel FET Open Drain Type (I_{OL})15mA at V_{DD}=5V

■ Instruction Set 59 instructions

■ Subroutine Nesting 8 levels

Pulse Edge Detector

The rising or falling edge of a pulse is selected by the mask option.

Instruction Executing Time
 Operating Frequency Range
 30kHz – 4MHz

Internal Oscillator

CR, or Ceramic, or X'tal oscillation and External clock input

STANDBY function (HALT mode)

Wide operating voltage range
 2.4V – 5.5V

8-bit Serial Input / Output port

Timer/Counter

(Timer1 : 8-bit re-load type timer, Timer2 : 8-bit re-load type timer/event counter)

(Count clock: Timer1's clock is an internal one.) Timer2's clock is an internal or external one.)


8-bit A/D converter (Multiplexed 4-channel input)


Interrupt factor
 4 (external, timer1, timer2, serial Input / Output)

C-MOS technology

Package outlineQFP44-A1 / SDIP 42

11/May/2001





New Japan Radio Co., Ltd.

■ TERMINAL DESCRIPTION 1

Ν	0.					
NJU	NJU	SYMBOLS	INPUT/OUTPUT	FUNCTIONS		
3504F	3504L					
44	5	PF0	INPUT/OUTPUT			
1	6	PF1	INPUT/OUTPUT	Selects a terminal circuit for each port from the following		
2	7	PF2	INPUT/OUTPUT	by the mask option.		
				C-MOS Schmitt Trigger Input Terminal with Pull-up		
				Resistance(IB)		
				C-MOS Schmitt Trigger Input Terminal(ID)		
				◆C-MOS Output Terminal(OB)		
3	X	PG0	INPUT/OUTPUT			
4	Х	PG1	INPUT/OUTPUT	Selects a terminal circuit for each port from the following		
				by the mask option.		
				C-MOS Schmitt Trigger Input Terminal with Pull-up		
				Resistance(IB)		
				C-MOS Schmitt Trigger Input Terminal(ID)		
				O-MOS Output Terminal(OB)		
5	8	PH0	INPUT/OUTPUT	2-bit Input / Output PORTH.		
6	9	PH1	INPUT/OUTPUT	Selects a terminal circuit for each port from the following		
				by the mask option.		
				C-MOS Schmitt Trigger Input Terminal with Pull-up		
				Resistance(IB)		
				C-MOS Schmitt Trigger Input Terminal(ID)		
				●C-MOS Output Terminal(OB)		
				When the ports are selected as the input terminal, PH0		
				operates also as RESTART signal input terminal to return		
				from STANDBY mode, and PH1 operates also as the Edge		
	40		INDLIT	Detector Terminal. RESET Terminal.		
7	10	RESET	INPUT	When the low level input-signal, the system is initialized.		
8	11	TEST	INPUT	Maker Testing Terminal with Pull-down Resistance		
	''	ILOI	IINF U I	The terminal is recommended to connect to GND.		
9	12	OSC1	INPUT	Internal Oscillator Terminals.		
10	13	OSC2	OUTPUT	Connects a device selected from the ceramic or the crystal		
'	'	0002		resonator, or the resistor, to these terminals for the internal		
				oscillator.		
				In the external clock operation, OSC1 is the external clock		
				input terminal and OSC2 is normally open terminal.		
11	14	V_{SS}	_	Power Source (0V)		
12	15	AV_SS	_	Analog Block Power Source (0V)		
				Connects to V _{SS} terminal when A/D converter is not used.		

Note) INPUT/OUTPUT : Input or Output is selected by the mask option. INOUT : Input or Output is changed by the program.

X : No terminals in **NJU3504L**(SDIP package).

■ TERMINAL DESCRIPTION 2

N	0.			
NJU	NJU	SYMBOL	INPUT/OUTPUT	FUNCTION
3504F				
13	16	AIN0 / PI0	INPUT	3-bit Input PORTI.
14	17	AIN1 / PI1	INPUT	Selects a function of either of 1) or 2) for PORTI by the
15	18	AIN2 / PI2	INPUT	mask option.
16	19	AIN3 / PI3	INPUT	1) 4-channel Analog Input to A/D Converter.
10	19	AINS / F IS	INFO	2) 4-bit Input Terminals as PORTI.
				Selects a terminal circuit for each port from the following
				by the mask option.
				 C-MOS Input Terminal with Pull-up Resistance(IA)
				C-MOS Input Terminal(IC)
18	21	AV_DD	_	Analog Block Power source
		55		Connect to V _{DD} terminal when A/D converter is not used.
17	20	V _{REF} / PJ0	INPUT	2-bit Input PORTJ.
19	22	ADCK / PJ1	INPUT	Selects a function of either of 1) or 2) for PORTJ by the
'		7.00177101		mask option.
				1) Input terminal for A/D Converter.
				Reference Voltage Input Terminal : V _{REF}
				External Clock Input Terminal : ADCK
				2) 2-bit Input Terminals as PORTJ.
				Selects a terminal circuit for each port from the following
				by the mask option.
				●C-MOS Schmitt Trigger Input Terminal with Pull-up
				Resistance(IB)
				C-MOS Schmitt Trigger Input Terminal(ID)
20	23	EXTI / PK0	INPUT	2-bit Input PORTK.
21	24	CNTI / PK1	INPUT	Selects a function of either of 1) or 2) for PORTK by the
				mask option.
				1) External Interrupt Input Terminal with Pull up
				resistance :EXTI
				External Clock Input Terminal with Pull up resistance for Timer2 :CNTI
				2) 2-bit Input Terminals as PORTK.
				Selects a terminal circuit for each port from the following
				by the mask option.
				C-MOS Schmitt Trigger Input Terminal with
				Pull-up Resistance(IB)
				C-MOS Schmitt Trigger Input Terminal(ID)
22	25	SDO / PL0	SDO :OUTPUT	2-bit Input / Output PORTL.
		· · ·	PL0 :OUTPUT	Selects a function of either of 1) or 2) for PORTL by the
23	26	SDI(O) / PL1	SDI(O):INOUT	mask option.
			PL1:	1) Serial Interface Function
			INPUT/OUTPUT	Serial Data Output Terminal : SDO
				Serial Data Input-Output Terminal with Pull-up
				Resistance : SDI(O)
				2) 2-bit Input / Output Terminals as PORTL.
				Selects a terminal circuit for each port from the following
				by the mask option.
				C-MOS Input Terminal with Pull-up Resistance (IA)
				:PL1
				C-MOS Input Terminal(IC):PL1 C-MOS Output Terminal(ICP):PL 0 PL 1
				O-MOS Output Terminal(OB):PL0,PL1

Note) INPUT/OUTPUT : Input or Output is selected by the mask option. INOUT : Input or Output is changed by the program.

■ TERMINAL DESCRIPTION 3

N	0.			
NJU	NJU	SYMBOL	INPUT/OUTPUT	FUNCTION
3504F				
24	27	SCK /	SCK :INOUT	Selects a function of either of 1) or 2) by the mask option.
		CKOUT	CKOUT:	Serial Clock Input or Output Terminal with Pull-up Projectors
			OUTPUT	Resistance. 2) Clock Divided by Prescaler Output Terminal.
				Selects the dividing times of the clock in the prescaler by
				the mask option.
25	28	PA0	INOUT	4-bit Programmable Input / Output PORTA.
26	29	PA1	INOUT	These 4-bit terminals direction can be changed by the
27	30	PA2	INOUT	program as 4-Input or 4-Output.
28	31	PA3	INOUT	Use of Pull-up resistance is in accordance with the mask
				option.
				•as Input : C-MOS Input Terminals
- 00	00	DDA	IN OUT	Output: : Nch-FET Open-Drain Output Terminals A hit Dragger and black to Contact PODTD
29	32	PB0	INOUT	4-bit Programmable Input / Output PORTB.
30	33	PB1	INOUT	These 4-bit terminals direction can be changed by the program as 4-Input or 4-Output.
31 32	34	PB2 PB3	INOUT INOUT	Use of Pull-up resistance is in accordance with the mask
32	35	PBS	INOUT	option.
				•as Input : C-MOS Input Terminals
				•as Output: : Nch-FET Open-Drain Output Terminals
33	36	V_{DD}	_	Power Source (2.4V – 5.5V)
34	37	PC0	INPUT/OUTPUT	2-bit Input / Output PORTC.
35	38	PC1	INPUT/OUTPUT	Selects a terminal circuit for each port from the following
				by the mask option.
				C-MOS Input Terminal with Pull-up Resistance(IA)
				C-MOS Input Terminal(IC)
				Nch-FET Open-Drain Output Terminal with Pull-up
				Resistance(OA)
26	20	DDA	INDUT/OUTDUT	Nch-FET Open-Drain Output Terminal(OC) 4-bit Input / Output PORTD.
36 37	39 40	PD0 PD1	INPUT/OUTPUT INPUT/OUTPUT	Selects a terminal circuit for each port from the following
38	41	PD1 PD2	INPUT/OUTPUT	by the mask option.
39	41	PD2 PD3	INPUT/OUTPUT	C-MOS Input Terminal with Pull-up Resistance(IA)
39	74	1 03	1141 01/0017 01	C-MOS Input Terminal(IC)
				C-MOS Output Terminal(OB)
40	1	PE0	INPUT/OUTPUT	4-bit Input / Output PORTE.
41	2	PE1	INPUT/OUTPUT	Selects a terminal circuit for each port from the following
42	3	PE2	INPUT/OUTPUT	by the mask option.
43	4	PE3	INPUT/OUTPUT	C-MOS Input Terminal with Pull-up Resistance(IA)
				C-MOS Input Terminal(IC)
Note				•C-MOS Output Terminal(OB) Itnut is selected by the mask ontion

Note) INPUT/OUTPUT : Input or Output is selected by the mask option. INOUT : Input or Output is changed by the program.

■ INTERNAL SYSTEM DESCRIPTION

The **NJU3504** is a C-MOS 4-Bit Single Chip Micro Controller consisted of Original CPU Core, Selectable Input-Output(I/O) Ports(MAX. 35 lines), Program ROM(4096 bytes), Data RAM(256 nibbles), 8-Bit A/D Converter, 8-bit Serial Interface, Dual 8-Bit Timer/Counter, Interrupt Control Circuit and Oscillator Circuit.

The CPU block in the **NJU3504** is consisted of ALU(Arithmetic Logic Unit) executing the binary adding, subtracting or logical calculating, AC(Accumulator), four Registers, STACK allowing the 8-level subroutine-nesting or Interrupt operation, Program Counter indicating 4096 addresses sequentially, and Timing generator.

The **NJU3504** can be applied to the various markets because of the rich and efficient instruction set(59 instructions), wide operating voltage range(2.4V to 5.5V), low operating current, and STANDBY function reducing the power supply current.

(1) INTERNAL REGISTER

Accumulator(AC)

Accumulator(AC) is structured by the 4-bit register. It holds a data or a result of calculation, and executes the shift-operation(ROTATE) or the data transference between the other registers and Data Memory(RAM).

The accumulator condition is unknown on the "RESET" operation.

X-register(X-reg)

X-register(X-reg) operates as the 4-bit register. X-reg operates also as the RAM address pointer with Y-register.

The X-reg condition is unknown on the "RESET" operation.

Y-register(Y-reg)

Y-register(Y-reg) operates as the 4-bit register or the RAM address pointer with X-reg.

The Y-reg condition is unknown on the "RESET" operation.

X'-register(X'-reg)

X'-register(X'-reg) operates as the 4-bit register or a part of Program Memory(ROM) address pointer for looking data in the ROM(TRM instruction) up function.

The X'-reg condition is unknown on the "RESET" operation.

Y'-register(Y'-reg)

Y'-register(Y'-reg) operates as the 4-bit register or the peripheral register number(PHYn) pointer.

The Y'-reg condition is unknown on the "RESET" operation.

(2) INTERNAL FLAG

RPC flag(RPC)

RPC flag(RPC) changes the instruction table. Several instructions perform either of the dual tasks in accordance with the RPC flag condition. The RPC flag condition selects either of two couples of registers which are X- and Y- reg, or X'- and Y'-reg. X- or Y- reg is selected when the RPC flag condition is "0"(RPC=0). X'- or Y'- reg is selected when the RPC flag condition is "1"(RPC=1). The RPC flag condition is set to "1"(RPC=1) by SRPC instruction, and is set to "0"(RPC=0) by RRPC instruction.

The RPC flag condition is set to "0" on the "RESET" operation.

CARRY flag(CY)

When the carry occurs after the adding calculation, the CARRY flag(CY) condition is set to "1"(CY=1), and when no carry, the CY flag condition is set to "0"(CY=0). When the borrow occurs after the subtracting calculation, the CY flag condition is set to "0"(CY=0), and when no borrow, the CY flag condition is set to "1"(CY=1). The bit-operation instruction operates the bit data rotation on the CY flag combined with the accumulator or the other register.

The CY flag condition is set to "1"(CY=1) by SEC instruction and is set to "0"(CY=0) by CLC instruction. The CY flag condition is kept until the end of the next instruction executing cycle. The CY flag condition is unknown on the "RESET" operation.

STATUS flag(ST)

STATUS flag(ST) is the conditional flag in accordance with the result of the instruction execution. Its condition is in accordance with follows:

1)to be same as CY flag condition.

2)to be set the condition to "0"(ST=0) when the result of the logical calculation(AND, OR, XOR, YNEA) is zero.

3)to be set the condition to "0"(ST=0) when the result of the comparison(CMP) is zero.

However, ST flag condition is always set to "1"(ST=1) except above three.

ST flag controls the branch operation. Branch instruction does not branch when ST flag condition is "0", and branches when ST flag condition is "1". ST flag condition is kept until the end of the next instruction executing cycle.

The ST flag condition is unknown on the "RESET" operation.

(3) FUNCTIONAL BLOCK


ARITHMETIC LOGIC UNIT(ALU)

ARITHMETIC LOGIC UNIT(ALU) is a 4-bit binary paralleled calculation circuit operating binary addition, binary subtraction, comparison, logical AND, logical OR, exclusive OR, and SHIFT(Rotation). And it also can detect CARRY, BORROW or ZERO in accordance with the result of each calculation.

PROGRAM MEMORY(ROM)

PROGRAM MEMORY(ROM) consists of 2 banks, a bank consists of 32 pages, and a page consists of 64 bytes memory capacity. Therefore the **NJU3504** prepares the 4096-byte ROM for the application program. The ROM address is indicated by the Program Counter(PC).


[PROGRAM MEMORY AREA]



PROGRAM COUNTER(PC)

PROGRAM COUNTER(PC) consisted of the 12-bit binary counter stores the address for the next operating instruction in ROM. Data figures limited from b0 to b5 on the PC indicate the address in a page, and data figures limited from b6 to b10 on the PC indicate the page in a bank, and data figure of MSB(b11) on PC indicates a bank in ROM. Although the ROM address can be indicated 4096 addresses continuously, the target address of JMP instruction is restricted by Paging structure in ROM. The target address of JPL or CALL instruction is restricted by Banking structure in ROM.

The PC condition is set to "0" on the "RESET" operation.




JMP instruction can branch to the optional address in the page. The target address is indicated by the data figures limited from b0 to b5(6 bits) on PC as shown in above. The paging structure can reduce the program size in ROM and the JMP instruction execution time against JPL instruction because JMP instruction is consisted of one byte(8 bits) length. JPL and CALL instructions can branch to the optional address without considering the paging structure, because they consist of two bytes(16 bits) length including the 11 bits of PC. But JPL and CALL instructions can not branch between the banks in ROM.

The memory bank register(PHY15) on the peripheral register table0 selects a bank in ROM. When the branch target address is not found in the bank, the memory bank register requires to change the bank number.

STACK

STACK consists of three types of registers which are the 8 by 12 bits, the 5 by 4 bits, and the 2 by 1 bit registers. The registers of STACK hold the data of PC automatically when the interrupt routine or the subroutine is called. The 5 by 4 bits registers of STACK hold the data of the internal registers automatically when the interrupt operation is executed. The 2 by 1 bit registers of STACK hold the data of the internal flag automatically when the interrupt operation is executed. In the return (RET or RETI) operation, PC, the internal registers, and the internal flags registers get the held data from STACK automatically.



STACK POINTER(SP)

STACK POINTER(SP) consists of the 3 bits binary counter. SP indicates the number of next operating position in the STACK. It counts one up(increment) after the subroutine call(CALL) or the interrupt operation, and it counts one down(decrement) after the return(RET or RETI) operation.


Data storing operation to STACK after that SP overflowed(over than 7) or under flowed(under than 0), breaks the former held data in STACK. Therefore the subroutine nesting level must be cautioned in the application program.

SP condition is set to "0" on "RESET" operation.

DATA MEMORY(RAM)

DATA MEMORY(RAM) is formed with the 4-bit length a word. The **NJU3504** prepares 256 words(1024 bits) RAM. The data formed with the 4-bit length a word can be read/written from/to RAM, and the data formed with the 1-bit length in a word can be set, reset, or tested by the bit-operation instruction.

The RAM address is indicated indirectly by X- and Y-reg.



· PERIPHERAL REGISTERs(PH)

PERIPHERAL REGISTERs(PH) controlling I/O Ports or the ROM address are selected by the data in Y'-reg.


Two Peripheral Register tables called as table0 and table1 in the **NJU3504** consist of 32 registers totally. The Peripheral Register assigned for each I/O Port can get the signal data from the external application by reading operation, or can output the signal data to the external application by writing operation in accordance with the type of input or output selected by the mask option. Although the data can be read from the Peripheral Register assigned as the Output, it sometimes takes the incorrect data of the Output Port.

<< Peripheral Register Table Change>>


When LSB(b0) of the peripheral register table change register(PHY0) is written "0", the table0 is selected. When LSB of PHY0 is written "1", the table1 is selected.

The table0 is selected on "RESET" operation.

[Reading from the Peripheral Register Table Change Register (PHY0)]



[Writing to the Peripheral Register Table Change Register (PHY0)]



[PERIPHERAL REGISTER TABLE0]

Y'-register	Register No.	Peripheral Register Name	Number			a in
			of Port	Read *1	Re	set
0H	PHY0 (00H)	Table Change Register	1	WR	0	
1H	PHY1 (01H)	Serial Input/Output Control Register	3	WR	0	*3
2H	PHY2 (02H)	Serial Input/Output Shift Register	8	WR	0	*3
3H	PHY3 (03H)	Timer1/Prescaler Control Register	3	WR	0	
4H	PHY4 (04H)	Initial Value Register 1 / Timer Counter 1	8	WR	0	
5H	PHY5 (05H)	Timer2 Control Register	4	WR	0	*5
6H	PHY6 (06H)	Initial Value Register 2 / Timer Counter 2	8	WR	0	
7H	PHY7 (07H)	A/D Convertor Control Register	4	WR	0	*4
8H	PHY8 (08H)	A/D Convertor Output Register	8	R	0	
9H	PHY9 (09H)	Interrupt Control Register	4	WR	0	
AH	PHY10(0AH)					
BH	PHY11(0BH)					
CH	PHY12(0CH)					
DH	PHY13(0DH)	ROM Addressing Register	4	WR	unkn	own
EH	PHY14(0EH)					
FH	PHY15(0FH)	Memory Bank Register	1	WR	0	*2

[PERIPHERAL REGISTER TABLE1]

Y'-register	Register No.	Peripheral Register Name	Number of Port		Data in Reset
0H	PHY0 (00H)	Table Change Register	1	WR	0
1H	PHY17 (11H)	PORTA Output or PORTA Input	4	WR	0
2H	PHY18 (12H)	PORTB Output or PORTB Input	4	WR	0
3H	PHY19 (13H)	PORTC Output or PORTC Input	2	W or R	0
4H	PHY20 (14H)	PORTD Output or PORTD Input	4	W or R	0
5H	PHY21 (15H)	PORTE Output or PORTE Input	4	W or R	0
6H	PHY22 (16H)	PORTF Output or PORTF Input	3	W or R	0
7H	PHY23 (17H)	PORTG Output or PORTG Input	2	W or R	0
8H	PHY24 (18H)	PORTH Output or PORTH Input	2/3	W or R	0
9H	PHY25 (19H)	PORTI Input	4	R	*4
AH	PHY26(1AH)	PORTJ Input	2	R	*4
BH		PORTK Input	2	R	*5
CH	PHY28(1CH)	PORTL Output or PORTL Input	2/1	W or R	0 *3
DH	PHY29(1DH)	Programmable Input/Output Port	2	WR	0
		Control Register			
EH	PHY30(1EH)				
FH	PHY31(1FH)				


*1 W : Write only R : Read only WR : Read and Write

W or R: Fixed as Read or Write by the mask option


*2 Memory Bank Register(PHY15) selects the Bank0 in ROM when LSB of PHY15 is written "0", and selects the Bank1 when LSB of PHY15 is written "1".

The Bank0 is selected on "RESET" operation.

[Reading from the Memory Bank Register (PHY15)]




[Writing to Memory Bank Register (PHY15)]



Note) Bank0 Address: 000H - 7FFH, Bank1 Address: 800H - FFFH


*3 Wiring of terminals

The mask option selects a terminal type from SDO/PL0, SDI(O)/PL1 or SCK/CKOUT as shown in right.




*4 Wiring of terminals

The mask option selects a terminal type from AIN0/PI0, AIN1/PI1, AIN2/PI2, AIN3/PI3, VREF/PJ0, or ADCK/PJ1 as shown in right.



*5 Wiring of terminals

The mask option selects a terminal type from EXTI/PK0, or CNTI/PK1 as shown in right.



• ROM ADDRESSING REGISTER(PHY13)

ROM ADDRESSING REGISTER(PHY13) indicates the address of ROM with Accumulator and X'-reg for the data transference operation(TRM) from ROM to RAM.

The PHY13 condition is unknown on "RESET" operation.

[ROM ADDRESSING]

A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
b3	b2	b1	b0	b3	b2	b1	b0	b3	b2	b1	b0
	PH'	Y13	•	X'				Α	C	·	

■ INPUT OUTPUT PORT

The **NJU3504** prepares 25 Input-Output lines and 10 dual-function lines for the interface to an external application circuit. All lines are assigned to each Peripheral Register.

Data reading operation from the peripheral register can input the actual signals through the input terminal. Data writing operation to the peripheral register can output the actual signals through the output terminal.

[PORT FUNCTION TABLE]

PORT NAME	FUNCTION	INPUT/OUTPUT
PORTA, PORTB	Input / Output port	Programmable Input / Output PORT(4-bit).
PORTC – PORTH	Input / Output port	Input / Output selectable ports by the mask option.
PORTI	Input port or AIN0 – AIN3	Input
PORTJ(PJ0)	Input port or V _{REF}	Input
PORTJ(PJ1)	Input port or ADCK	Input
PORTK(PK0)	Input port or EXTI	Input
PORTK(PK1)	Input port or CNTI	Input
PORTL(PL0)	Output Port or SDO	Output
PORTL(PL1)	Input / Output port or SDI(O)	Input / Output selectable ports by the mask option.

Note1) PORTG is not prepared on the NJU3504L(SDIP package).

Note2) Pull-up resistance is selected by the mask option.(refer ■ INPUT OUTPUT TERMINAL TYPE)


(1) INPUT OUTPUT PORT

• PORTA(PA0 - PA3)

PORTA is a 4-bit programmable input-output PORT. It is set as the output when LSB of the programmable input/output control register(PHY29) is set to "1", and is set as the input when LSB of PHY29 is set to "0". When the PORT is set as the output, the 4-bit signals are output through the output terminals by writing data into the peripheral register assigned for PORTA(PHY17). PHY17 as the output register should be written the output data before the PORTA is set as the output by PHY29, because the conditions of the output terminals are unknown while the output data is not written in PHY17. When this PORT is set as the input, the 4-bit external signals are gotten directly through the input terminals by reading data from PHY17. PHY17 can be written or read independent of the state of PHY29 as the input or output.

Though the output circuit is Nch open drain type, the C-MOS input buffer is connected to the same terminal. Therefore, the operating current of the chip by the short circuit current when the middle level voltage between V_{DD} and V_{SS} is input to this terminal.

PORTA is set as the input in accordance with the state of PHY29 set to "0" on the "RESET" operation.




• PORTB(PB0 - PB3)

PORTB is a 4-bit programmable input-output PORT. It is set as the output when the second bit (b1) of the programmable input/output control register(PHY29) is set to "1", and is set as the input when "b1" of PHY29 is set to "0". When the PORT is set as the output, the 4-bit signals are output through the output terminals by writing data into the peripheral register assigned for PORTB(PHY18). PHY18 as the output register should be written the output data before the PORTB is set as the output by PHY29, because the conditions of the output terminals are unknown while the output data is not written in PHY18. When this PORT is set as the input, the 4-bit external signals are gotten directly through the input terminals by reading data from PHY18. PHY18 can be written or read independent of the state of PHY29 as the input or output.

Though the output circuit is Nch open drain type, the C-MOS input buffer is connected to the same terminal. Therefore, the operating current of the chip by the short circuit current when the middle level voltage between V_{DD} and V_{SS} is input to this terminal.

PORTB is set as the input in accordance with the state of PHY29 set to "0" on the "RESET" operation.




PORTC(PC0, PC1)


PORTC is a 2-bit input-output PORT. The input or the output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTC register(PHY19). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY19.

Though the output circuit is Nch open drain type, the C-MOS input buffer is connected to the same terminal. Therefore, the operating current of the chip by the short circuit current when the middle level voltage between V_{DD} and V_{SS} is input to this terminal.

[READING PORTC INPUT DATA (PHY19)]




[WRITING PORTC OUTPUT DATA (PHY19)]




• PORTD(PD0 - PD3)

PORTD is a 4-bit input-output PORT. The input or the output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTD register(PHY20). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY20.

[READING PORTD INPUT DATA (PHY20)]




[WRITING PORTD OUTPUT DATA (PHY20)]




PORTE(PE0 – PE3)

PORTE is a 4-bit input-output PORT. The input or the output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTE register(PHY21). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY21.

[READING PORTE INPUT DATA (PHY21)]




[WRITING PORTE OUTPUT DATA (PHY21)]




• PORTF(PF0 - PF2)

PORTF is a 3-bit input-output PORT. The input or the output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTF register(PHY22). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY22.

[READING PORTF INPUT DATA (PHY22)]




[WRITING PORTF OUTPUT DATA (PHY22)]




PORTG(PG0, PG1)

PORTG is a 2-bit input-output PORT. The input or output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTG register(PHY23). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY23.

[READING PORTG INPUT DATA (PHY23)]



[WRITING PORTG OUTPUT DATA (PHY23)]



Note) PORTG is not prepared on the **NJU3504L**(SDIP package).

• PORTH(PH0, PH1)

PORTH is a 2-bit input-output PORT. The input or the output is selected for each bit by the mask option. When the port is set as the output, the signal is output through the output terminal by writing data to the PORTH register(PHY24). When the port is set as the input, the external signal is gotten directly through the input terminal by reading data from PHY24. When this PORTH is set as the input, these two ports perform the extra functions as follows:

a. PH0 TERMINAL


PH0 terminal performs the extra function as the re-start signal input terminal to return from the "STANDBY" mode. When the rising edge of the signal from the external circuit is input into the PH0 terminal in mode of "STANDBY", the "STANDBY" mode is released and the CPU starts the execution again from the suspended address of the program. (refer STANDBY FUNCTION)

b. PH1 TERMINAL


PH1 terminal performs the extra function as the edge detector terminal. When the PH1 terminal detects the edge of the signal from the external circuit, the third bit(b2) condition of PHY24 is set to "1". The "b2" of PHY24 is set to "1" even when the edge is input during the "STANDBY" mode. The condition of "b2" is kept until the writing operation to PHY24.

The polarity as low to high or high to low of the input signal edge can be selected by the mask option.

[READING PORTH INPUT DATA (PHY24)]




[WRITING PORTH OUTPUT DATA (PHY24)]



PORTI(PI0 – PI3)

PORTI is a 4-bit input PORT. It operates also as the multiplexed 4-channel analog signal input terminals(AIN0 to AIN3) to the internal A/D converter by the mask option. When the PORTI is set as the input PORT, the four external signals are gotten directly though the input terminals by reading data from PHY25.


[READING PORTI INPUT DATA (PHY25)]



PORTJ(PJ0, PJ1)

PORTJ is a 2-bit input PORT. It operates also as V_{REF} and ADCK terminals of the internal A/D converter by the mask option. When the PORTJ is set as the input PORT, the two external signals are gotten directly through the input terminals by reading data from PHY26.


[READING PORTJ INPUT DATA (PHY26)]



PORTK(PK0, PK1)

PORTK is a 2-bit input PORT. It operates also as EXTI input terminal for the external interrupt input and CNTI terminal for the event counter external clock input by the mask option. When the PORTK is set as the input PORT, the two external signals are gotten directly from the input terminals by reading data from PHY27.


[READING PORTK INPUT DATA (PHY27)]



PORTL(PL0, PL1)


PORTL is a 2-bit input-output PORT. It operates also as SDO and SDI(O) terminals for the 8-bit serial interface by the mask option. When the PORTL is selected as the input-output PORT, PL0 is fixed as the output and PL1 can be selected as the input or the output by the mask option. When the PORTL is selected as the output, the two signals are output through the output terminals to the external circuit by writing data to the PORTL register(PHY28). When PL1 is selected as the input, the external signal is gotten directly through the input terminal by reading data from PHY28.

[READING PORTL INPUT DATA (PHY28)]



When PL0 is output, its output condition can be monitored.

[WRITING PORTL OUTPUT DATA (PHY28)]




• PROGRAMMABLE INPUT/OUTPUT PORT CONTROL REGISTER(PHY29)


Programmable Input / Output Port Control Register(PHY29) is a peripheral register to set the programmable input/output PORTs(PORTA and PORTB) as either the input or the output. All bits in PORTA are set as the output when LSB(b0) of PHY29 is set to "1". All bits in PORTA are set as the input when "b0" of PHY29 is set to "0". All bits in PORTB are set as the output when b1 of PHY29 is set to "1". All bits in PORTB are set as the input when "b1" of PHY29 is set to "0".

PORTA and PORTB are set as the input in accordance with the state of PHY29 which is set to "0" on the "RESET" operation.

[READING Programmable Input / Output Port Control Register(PHY29)]



[WRITING Programmable Input / Output Port Control Register(PHY29)]



(2) PROGRAMMABLE INPUT/OUTPUT PORT OPERATION

a. The output operation example

```
PB0 and PB1 of PORTB output "H", and PB2 and PB3 of PORTB output "L".
SRPC
LDI
            Y,0
                                Peripheral table is
LDI
            A,%0001
                                  set as the table1
TAP
                           ;PHY18 is pointed
LDI
            Y,2
LDI
            A,%0011
                           :"0011" is stored into Accumulator
TAP
                           ;Data in Accumulator is transmitted to PHY18
                              (PORTB output register)
LDI
            Y,13
                           ;PHY29 is pointed
                                                                          PORTB is
            A,%0010
                           ;"0001" is stored into Accumulator
LDI
                                                                          set as the output
TAP
                           ;Data in Accumulator is transmitted to PHY29
```

b. The input operation example

Accumulator gets the input data from PORTB.

```
SRPC
            Y.0
LDI
                             Peripheral table is
            A,%0001
LDI
                               set as the table1
TAP
LDI
            Y,13
                           ;PHY29 is pointed
                                                                          PORTB is
                           :"0000" is stored into Accumulator
LDI
            A,%0000
                                                                           set as the input
                           ;Data in Accumulator is transferred to PHY29
TAP
                           :PHY18 is pointed
LDI
            Y,2
TPA
                           ;The input data from PHY18 is transferred to Accumulator
```

The signal from PB0 terminal is stored into the LSB of Accumulator, the signal from PB1 terminal is stored into the b1 of Accumulator, the signal from PB2 terminal is stored into the b2 of Accumulator, and the signal from PB3 terminal is stored into the b3 of Accumulator.

■ INPUT OUTPUT TERMINAL TYPE

Each terminal of PORTA, B, C, D, E, F, G, H, I, J, K, and L can select a terminal type from the follows by the mask option which is the same mask of the program coding into ROM and the others. But PORTI, J, and K select only the input terminal type. PL0 of PORTL select only the output terminal type.


INPUT OUTPUT TERMINAL TYPES

	Types	With Pull-up	Without Pull-up	Terminals
TERMINAL	C-MOS	Type IA	Type IC	PC0, PC1, PD0-PD3, PE0-PE3, AIN0/PI0- AIN3/PI3, SDI(O)/PL1
INPUT TE	SCHMITT TRIGGER	Type IB	Type ID	PF0-PF2, PG0, PG1, PH0, PH1, V _{REF} /PJ0, ADCK/PJ1, EXTI/PK0, CNTI/PK1
TERMINAL	C-MOS		Type OB	PD0-PD3, PE0-PE3, PF0-PF2, PG0, PG1, PH0, PH1, SDO/PL0, SDI(O)/PL1
OUTPUT -	N-channel (Nch) OPEN DRAIN	Type OA	Type OC	PC0, PC1
PROGRAMMABLE INPUT OUTPUT TERMINAL	C-MOS INPUT / N-channel (Nch) OPEN DRAIN OUTPUT	Type C	Type D	PA0-PA3, PB0-PB3

■ TIMER

The **NJU3504** prepares a couple of Programmable Timer / Counter(Timer1, Timer2) consisted of the 8-bit binary counter.

[Structure of Timer / Counter]



Timer1 counts only the internal clock and Timer2 counts either of the internal clock or the external clock in accordance with the condition of bit2(b2) of the Timer2 Control Register(PHY5). The initial value of the counter can be set the optional value by the program which instructs to write the data(a value of the time-interval or the event-count) into the Initial Value Register(Timer1 or Timer2 is set the each value independently). In enabling the timer interrupt, when the counter counts from "FF" to "00" (overflow), the timer interrupt request occurs and the internal interrupt process starts the own operation.

In the repeat mode of the Timer operation, when the counter overflows, the initial value is loaded into the counter automatically and the counter continues the count from the loaded initial value(Auto re-load function: See the repeat mode of the Timer operation timing chart). In the single mode of the Timer operation, when the counter overflows, the count is stopped(See the single mode of the Timer operation timing chart). For starting the count operation again, the start bit(LSB) of the Timer1 or Timer2 Control Register must be set to "1". The latest initial value is set into the counter and the counter starts the count.

In enabling the interrupt operation, when the counter overflows, the Timer / Counter overflow flag is set to "1" and the internal interrupt process starts to the own operation. In disabling the timer interrupt, the Timer / Counter overflow flag is not set. The Timer / Counter overflow flag is initialized by the Timer Start or the Reset signal.


The internal clock into the counter is the divided clock from the internal prescaler. The frequency of the clock can be selected by the mask option from follows which are the dividing numbers based on the inverse of the 1-instruction executing period($1/f_{OSC} \times 6$).

1/2, 1/4, 1/8, 1/16, 1/32,1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048,1/4096


When the bit2(b2) of the Timer1 / Prescaler Control Register is set to "1", the prescaler generating the internal count clock is stopped the operation. As the result, Timer / Counter stops the count operation.

In the external clock operation of Timer2, the external clock must be input to CNTI terminal. The Timer2 Control Register selects either the internal clock operation or the external clock operation.


[THE SINGLE MODE OF THE TIMER OPERATION TIMING] (The initial value is set to "AAh")



[THE REPEAT MODE OF THE TIMER OPERATION TIMING] (The initial value is set to "AAh")



TIMER1 / PRESCALER CONTROL REGISTER {PHY3; (Y'=3, Peripheral register table 0)}
 [Writing to the Timer1 / Prescaler Control Register]




EX.)An example of the start procedure in the single mode and the internal clock operation.

```
SRPC
          Y,3
                       ;PHY3(Timer1/Prescaler Control Register) is pointed.
LDI
                       :"0000"(BIN) is stored to accumulator
LDI
          A,%0000
                                                                            Single mode,
TAP
                       ;Data is transferred from accumulator to PHY3
                                                                            Prescaler is enable
LDI
          A.%0001
                       ;"0001"(BIN) is stored to accumulator
TAP
                       :Data is transferred from accumulator to PHY3
                                                                             The count is started.
```

Remarks) When the prescaler generating the internal count clock is stopped the operation, Timer is also stopped. But the data in the counter is kept. Therefore Timer can continue to count from the kept condition of the counter when the prescaler is started the operation again. However, the clocks from the prescaler are delivered to Serial I/O, CKOUT terminal and A/D converter controller, therefore the prescaler requires careful operation, especially stop or start.

When the prescaler is started the operation again after it was stopped, it is reset and start to count from "zero".


[Reading from the Timer1 / Prescaler Control Register]



EX.)An example of the overflow in the single mode and the internal clock operation.(The data of the Timer1 / Prescaler Control Register is "0001"(BIN).)

```
SRPC ;
LDI Y,3 ;PHY3(Timer1/Prescaler Control Register) is pointed.
TPA ;"0001"(BIN) of PHY3 is transferred to accumulator.
```

TIMER2 CONTROL REGISTER {PHY5; (Y'=5, Peripheral register table 0)}
 [Writing to the Timer2 Control Register]




EX.)An example of the start procedure for the repeat mode, the external clock operation and releasing the count clock mask.

```
SRPC
                       ;PHY5(Timer2 Control Register) is pointed.
LDI
          Y,5
                       :"1110"(BIN) is stored to accumulator Repeat mode) External
LDI
          A,%1110
TAP
                       :Data is transferred from accumulator to PHY5
                                                                            clock operation.
                       ;"1111"(BIN) is stored to accumulator
LDI
          A.%1111
TAP
                       :Data is transferred from accumulator to PHY5
                                                                            The count is started.
```

Remarks) In the Timer2 operation, when the count clock mask bit(b3) of the Timer2 Control Register is set to "0", the Timer2 is stopped to count and it holds the latest data of the 8-bit counter2. When the b3 is set to "1", the Timer2 starts to count from the hold data of the 8-bit counter2.

[Reading from the Timer2 Control Register]



EX.)An example of the Timer2 starting information as the Single mode, the internal clock operation and the released clock mask.(The data of Timer2 Control Register is "1001"(BIN).)


```
SRPC ;
LDI Y,5 ;PHY5(Timer2 Control Register) is pointed
TPA ;Data is transferred "1001"(BIN) of PHY5 to accumulator
:
```

- INITIAL VALUE REGISTER1 / TIMER COUNTER1 {PHY4;(Y'=4, Peripheral register table 0)},
- INITIAL VALUE REGISTER2 / TIMER COUNTER2 (PHY6;(Y'=6, Peripheral register table 0))

The Initial Value Register consisted of a 8-bit register sets the initial value to the counter, or gets the counted value from the counter.


[Writing to the Initial Value Register1 or 2]

When a data in RAM or Accumulator is transferred to the Initial Value Register, the data is loaded into the higher 4-bit(b7 to b4) or lower(b3 to b0) of the Initial Value Register in accordance with the condition of LSB of Y-register.



[Reading from the Timer Counter1 or 2]


When a current data in the Timer Counter1 or Timer Counter2 is transferred into RAM or Accumulator, the data is gotten from higher 4-bit(b7 to b4) or lower(b3 to b0) of the Timer Counter1 or Timer Counter2 in accordance with the condition of LSB of Y-register.



Though the data of the Timer and Counter can be read in the count operation, the read data is sometimes incorrect when the clock inputs to the counter during the reading operation.

When the 8-bit counter data is read in count operation as shown in the following timing chart(An example of data reading from the counter to RAM), Timer often counts up between the first 4-bit data reading and the second. In case of the following chart, though the timer data is "0Fh" when the lower 4-bit data is gotten, it is "10h" when the higher 4-bit data is gotten. Therefore the final data becomes to be "1Fh".

[An example of data reading from the counter to RAM]




There are some other cases to read the incorrect data from the 8-bit counter during the count operation depending on the relation with the external clock speed and the system execution speed.

■ SERIAL INPUT OUTPUT

SERIAL INPUT OUTPUT consists of the sift registers to convert from 8-bit parallel data to serial data, the 3-bit serial clock counter, and the 3-bit serial control register. It operates as the 8-bit serial input or output. The external or internal clock is selected as the shift clock in accordance with the Serial Input / Output control register.

[Block diagram of the SERIAL INPUT OUTPUT]



The serial input or output operation starts when the LSB of the Serial Input / Output control register(PHY1) is set to "1". In the external clock operation, the serial input or output operation waits to start until the external clock come in.


When the serial shift register(PHY2) is set the data in advance, the data is output(transmitted) through the SDO or the SDI(O) terminal. The SDI(O) terminal can be changed as a transmitter or a receiver in accordance with the bit3(b3) of PHY1. The data order, MSB or LSB first, is selected by the mask option.

Serial Input Output operates as the 3-wire method using SDI(O), SCK and SDO terminals, or the 2-wire using SDI(O) and SCK terminal.

<<The 3-wire method>>

The data synchronized with the falling edge of the SCK clock is output(transmitted) through the SDO terminal. The data synchronized with the rising edge of the SCK clock is input(received) through the SDI(O) terminals.

[The 3-wire transmission timing chart (MSB first)]




<<The 2-wire method>>

The data synchronized with the falling edge of the SCK clock is transmitted through the SDI(O) terminal. The data synchronized with the rising edge of the SCK clock is received through the SDI(O) terminal.

* In case of the data transmission through the SDI(O) terminal, the SDI(O) terminal must be set as the output by the condition of the bit3(b3) of the Serial Input / Output control register(PHY1) set to "1". In case of the data reception through the SDI(O) terminal, the SDI(O) terminal must be set as the input by the condition of the b3 of PHY1 set to "0".

[The 2-wire transmission timing chart (LSB first)]



In case of the external clock operation, the external clock is input as the SCK clock to the SCK terminal as shown in the serial transmission timing chart. The signal condition into the SCK terminal must be kept as "High" until the external clock come in. In the transmission, when the SCK with the noise or other redundant signals from the outside of **NJU3504** input to the SCK terminal, Serial Input Output operates incorrectly. The maximum frequency of the SCK is 500kHz.


In case of the internal clock operation, the SCK outputs through the SCK terminal as shown in the serial transmission timing chart. The internal interrupt signal occurs when the 3-bit counter has counted the SCK clock up to 8 times that means 1-byte serial data transmission end. The internal clock as the SCK is the divided clock in the internal prescaler, and the frequency of the clock can be selected by the mask option from follows which are dividing numbers based on the inverse of the 1-instruction executing period($1/f_{\rm OSC} \times 6$).

1/2, 1/4, 1/8, 1/16, 1/32,1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048,1/4096

- Remarks 1) When the bit2(b2) of Timer1 / Prescaler control register(PHY3) is set to "1", the prescaler generating the internal serial clock is stopped and the internal serial clock is also stopped. Accordingly, Serial Input Output does not operate.
- Remarks 2) If the writing operation is operated to the Serial Input / Output shift register(PHY2) or the Serial Input / Output control register during the transmission or the reception operation, the 3-bit counter is reset and the serial data transmission or reception is stopped. Therefore the writing operation to the above registers must not be operated during the transmission or reception operation.
 - SERIAL INPUT/OUTPUT CONTROL REGISTER {PHY1; (Y'=1)}

When the data of bit1(b1) and bit3(b3) of the Serial Input / Output control register are changed, the operation must be performed before starting the serial transmission. (See the following sample program) In changing the condition of b1 or b2 of PHY1 and setting the LSB of PHY1 to start the transmission are operated in the mean time, Serial Input Output operation does not operate correctly.

[Writing to the Serial Input / Output Control Register]




EX.)An example of the start procedure in the 3-wire serial data transmission, the external clock operation and the SDI(O) terminal setting as the input .

```
SRPC
LDI
                          ;PHY1(Serial Input / Output control register) is pointed
          Y,1
LDI
          A,%0010
                          ;"0010"(BIN) is stored to accumulator
                                                                         External clock,
TAP
                          :Data is transferred from accumulator to PHY1
                                                                         Input mode
LDI
          A,%0011
                          :"0011"(BIN) is stored to accumulator
                                                                          Transmission
TAP
                          ;Data is transferred from accumulator to PHY1
                                                                         Starts.
```

Remarks 3) In case of the external clock operation at the both of the transmission and reception mode, inputting the external clock must wait while the 2-instruction execution period after that LSB of Serial Input / Output control register is set to "1"(START). (one instruction execution period = $1/f_{OSC} \times 6$) If the external clock is input within the 2-instruction execution period, the Serial Input / Output shift register can not recognize the first SCK. The number of the shift operation is decreased a time, 8 times to 7.

[Reading from the Serial Input / Output Control Register]




Remarks 4) The end flag of transmission is set to "1" when the serial data(8 bits) transmission operation is ended. It is cleared by setting the serial data transmission start signal in the Serial Input /Output control register.

SERIAL INPUT/OUTPUT SHIFT REGISTER {PHY2; (Y'=2)}

The Serial Input / Output Shift register consisted of a 8-bit register operates to set the transmission data or to get the reception data.


[Writing to the Serial Input / Output Shift Register]

The data in RAM or Accumulator is transferred to the Serial Input / Output Shift register, and it is loaded into lower 4-bit(b0 to b3) or higher(b4 to b7) in PHY2 in accordance with the condition of LSB of Y-register.



[Reading from the Serial Input / Output Shift Register]

The Serial Input data is transferred to RAM or Accumulator, it is loaded from lower 4-bit(b0 to b3) or higher(b4 to b7) of PHY2 in accordance with the condition of LSB of Y-register.



An example of the serial data reception program)
In the internal clock operation, SDI(O) terminal is set as the input and the serial input data is transferred to RAM.

	:		
; Interrup	t process		
OINT	ORG	\$40	;Interrupt vector address of FULL or EMPTY
SINT	SRPC LDI TPA	Y,1	; ;The Serial Input / Output control register is set
	TBA JMP JMP	0 SIO_OK SINT_E	;The end flag of transmission is tested ;
, SIO_OK	LDI RRPC LDI LDI TPMICY		;The Serial Input / Output shift register is set ;RAM to store the serial input data is pointed ;RAM address, X=0 ;RAM address, Y=0 ;The serial input data is transferred to RAM ; (lower 4-bit) and Y-register is incremented ;The serial input data is transferred to RAM ; (higher 4-bit) and Y-register is incremented
; SINT_E	RETI		; End of the interrupt process
; : Serial	data inpu	tting process	
SIO_IN	SRPC	ang process	;
_	LDI CLA TAP	Y,0	;The peripheral register table is set ;
	LDI LDI	Y,1 A,%0000	;The Serial Input / Output control register is set ;The internal clock operation is set and the SDI(O) ; terminal is set as the input
	TAP LDI TAP	A,%0001	; ;The serial data reception is started
,	:		
SIO_DAT	WSEG DS	2	;The RAM area is set ;The area to store the serial input data is secured

An example of the serial data transmitting program)

In the internal clock operation, the SDI(O) terminal is set as the output and the data in RAM is transmitted.

```
;---- Interrupt process ----
                                         ;Interrupt vector address of FULL or EMPTY
            ORG
                      $40
SINT
            SRPC
            LDI
                      Y,1
                                         ;The Serial Input / Output control register is set
            TPA
            TBA
                      0
                                         The end flag of transmission is tested;
            JMP
                      SIO OK
                      SINT_E
            JMP
SIO_OK
            RRPC
                                         ;The end flag of transmission is set
            LDI
                      X,SIO_FLG.X
            LDI
                      Y,SIO_FLG.Y
            LDI
                      A,1
            TAM
SINT E
            RETI
                                         ; End of the interrupt process
   --- Serial data transmitting process -----
SIO_OUT
            SRPC
            LDI
                      Y,0
                                              ;The peripheral register table is set
            CLA
            TAP
            LDI
                      Y,2
                                         ;The Serial Input / Output shift register is set
            RRPC
                                         ;RAM to store the serial output data is set
            LDI
                      X,SIO_DAT.X
                                         ;RAM address, X=0
            LDI
                      Y,SIO_DAT.Y
                                         ;RAM address, Y=1
            TMPICY
                                         ;The data in RAM is transferred to the Serial Input /
                                              Output shift register(lower 4-bit)
                                              and Y-register is incremented
            TMPICY
                                         ;The data in RAM is transferred to the Serial Input /
                                              Output shift register(higher 4-bit)
                                              and Increments Y
            SRPC
            LDI
                                         ;The Serial Input / Output control register is set
                      Y,1
                                         :The internal clock operation and the transmission
            LDI
                      A.%1000
                                                   mode are set
            TAP
                                         ;The serial data transmitting operation is started
            LDI
                      A,%1001
            TAP
            WSEG
                                         ;The RAM area
SIO FLG
            DS
                                         ;The end flag of transmission
                      1
SIO_DAT
            DS
                      2
                                         ;The area to store the serial output data
```

■ INTERRUPT

The **NJU3504** prepares four kinds of the interrupt. The interrupt "enable" or "disable" is controlled by the program. The interrupt operates as single process and no multiple. However, when new interrupt request occurs during the other interrupt process, the request is kept, and then the new interrupt process starts after the prior interrupt process. The priority order of the interrupt is that the first is (1)External interrupt-1, the second is (2)Internal interrupt-1, the third is (3)Internal interrupt-2, and the fourth is (4)Internal interrupt-3 as shown below.

When the interrupt request flag is set by the own factor, the interrupt enabled by the interrupt control register(PHY9) stores the data of Program Counter, Accumulator, X-reg, X'-reg, Y'-reg, PC, and STATUS into the STACK register, and sets the interrupt vector address into Program Counter, and then the interrupt process is started. The return from the interrupt process by "RETI" instruction resets the corresponded interrupt request flag, and regains the held data from STACK, and then the operation before the interrupt process is started continuously. When the interrupt control register disables the interrupt process, the interrupt request flag is not set.

[THE PRIORITY ORDER OF FOUR INTERRUPTS]

Order	Interrupt	Vector Address(H:HEX)
(1)	External interrupt-1	10H
(2)	Internal interrupt-1 Timer/Counter-1 Overflow	20H
(3)	Internal interrupt-2 Timer/Counter-2 Overflow	30H
(4)	Internal interrupt-3 Serial shift register Full/Empt	y 40H


The External interrupt-1 enabled by PHY9 is started the interrupt process when the rising edge of signal pulse is input to the external interrupt signal input terminal(EXTI). The External interrupt-1 request flag is reset by 'RETI' instruction. When the external interrupt-1 occurs during the standby mode by the HALT instruction, the External interrupt-1 request signal is latched and its interrupt process is started after that the standby mode is released.

The Internal interrupt enabled by PHY9 is started the interrupt process when the internal interrupt request flag is set.


The Timer1 and the Timer2 interrupt request flags are independent of the overflow flag, and they are reset by "RETI" instruction, (TIMER)START signal of the Timer control register, or RESET signal from the external circuit. Serial Input Output interrupt request flag is set synchronizing with the transmission end flag when its interrupt is enabled by PHY9. And the flag is reset by the "RETI" instruction or the RESET signal from the external circuit.

INTERRUPT CONTROL REGISTER {PHY9; (Y'=9)}


[Writing to the Interrupt Control Register]




[Reading from the Interrupt Control Register]



[Enabled all factors (b0 to b3 of PHY9 were set to "1")]




[From the all factors disabled to the enabled (b0 to b3 of PHY9 are changed from "0" to "1")]



* The internal interrupt is also ignored while it is disabled.

[From the all factors enabled to the disabled (b0 to b3 of PHY9 are changed from "1" to "0")]



* When the interrupt is enabled, the latest interrupt request occurred during the prior other interrupt process starts its interrupt process after the prior interrupt operation. However, when the interrupt is disabled during the prior interrupt process as shown in above timing chart, the latest interrupt request does not start. But the prior interrupt process is completed.

■ A/D CONVERTER

The A/D converter operates with the following specification.

A/D Conversion
 Successive Approximation method
 Minimum conversion Time
 Successive Approximation method
 40μsec (V_{DD}=5V, V_{REF}=5V, f_{ADCK}=225kHz)

• Resolution : 8 bit (256 step)

• Absolute Accuracy : ±2 LSB (V_{DD}=5V, V_{REF}=5V)

Reference Voltage : 2.4V-AV_{DD}
 Analog Input Voltage : AV_{SS}-V_{REF}

Channel : Multiplexed 4-channel Input


The A/D converter block diagram and the timing chart are shown below.

The lower 2 bits of the A/D control register are the switches to select an analog input channel from four multiplexed inputs(AIN0 to AIN3). The analog input signal to the analog input port selected by the A/D control register is converted to the digital data, and then the digital data is stored into the A/D output register(PHY8).

The A/D control clock can selected either the external clock or the internal by the mask option. In the external clock operation, the input clock from the "ADCK" terminal operates as the A/D control clock. In the internal clock operation, the clock divided in the internal Prescaler operates as the A/D control clock. The frequency of the clock from the internal Prescaler can be selected by the mask option from follows which are dividing numbers based on the inverse of one instruction execution time($1/f_{OSC} \times 6$).

1/2, 1/4, 1/8, 1/16, 1/32,1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048, 1/4096


[A/D CONVERTER BLOCK DIAGRAM]



Remarks) The A/D control clock can be selected either the external clock from the ADCK terminal or the internal clock from the Prescaler by the mask option. The Prescaler supplies clocks to Timer/Counter, Serial Input Output, and A/D converter.


The maximum frequency of the A/D control clock is 225KHz in the both of the internal and the external clock operation.

[A/D CONVERTER OPERATION TIMING CHART]




• A/D CONTROL REGISTER {PHY7; (Y'=7)}

[Writing to the A/D Control Register {PHY7; (Y'=7)}]




EX.) An example of A/D converter start procedure for selecting AIN1 as the input and releasing the A/D hold mode.



REMARKS) In the external clock operation, the external clock must be input to the ADCK terminal before the start of A/D conversion.


[Reading from the A/D Control Register]




• A/D OUTPUT REGISTER {PHY8; (Y'=8)}

The 8-bit data converted by the A/D converter can be transferred to RAM or Accumulator. Either the higher 4-bit data or the lower is gotten in accordance with the condition of LSB of Y-register.

[Reading from the A/D Output Register]



[Analog input voltage vs Output digital data]



An example of A/D conversion operation)
AIN2 terminal is selected and the result of the A/D conversion is transferred to RAM.

ADC_EXE	: SRPC LDI CLA TAP	Y,0	;Peripheral register table 0
,	LDI LDI TAP	Y,7 A,%0010	;A/D control register ;AIN2 as the input
	LDI TAP	A,%1010	;Start of A/D conversion ; & AIN2 terminal
LP_ADC	TPA TBA JMP JMP	3 ADC_END LP_ADC	;End of conversion ?
, ADC_END	LDI	Y,8	;A/D conversion register
,	RRPC LDI LDI TPMICY	X,ADC_DAT.X Y,ADC_DAT.Y	;RAM to store the result of A/D conversion ;RAM address X=0 ;RAM address Y=0 ;The A/D converted data to RAM ; lower 4-bit at YLSB=0
	TPMICY :		; The A/D converted data to RAM ; higher 4-bit at YLSB=1
ADC_DAT	: WSEG DS	2	;RAM area ;Are for the result of A/D conversion

STANDBY FUNCTION

STANDBY FUNCTION halts the IC operation and reduces the current consumption.

The STANDBY function starts by the HLT instruction. After the HLT instruction execution cycle, the internal oscillator operation is stopped and all of the operation is halted. In case of the external clock operation, the clock is stopped automatically delivering into the internal system by the internal circuit, and all of the operation is halted as same as the internal oscillator operation. This is STANDBY mode.


In the STANDBY mode, the operating current can be reduced. Though the clock into the internal system is stopped and all of the operation is halted, all conditions of Program Counter, Registers, and data in RAM are kept certainly.

Two ways to release from the STANDBY mode are prepared. One way is the reset operation that when the reset signal is input to RESET terminal, the operation starts from the initial condition. The other way is the restart operation that when the restart signal is input to PH0 terminal, the operation starts from the kept Program Counter location which is the program address after the final operation. In case of the restart signal operation, if the rising signal, low to high, is input to PH0 terminal, the internal oscillator circuit starts at first. After the stabilized clock from the internal oscillator was counted eight times, the clock is started delivering into the internal system. Then the **NJU3504** starts to operate from the kept Program Counter location with all of the kept conditions.(See *1)

In case of the external clock operation, the external clock must be started to supply to the OSC1 terminal before the STANDBY mode is released. The external clock is recommended to stop supplying to the OSC1 terminal for reducing the power consumption during the STANDBY mode.

*1: When the restart signal is input to PH0 terminal to release the STANDBY mode, PORTH must be selected as the input by the mask option.

[STANDBY MODE TIMING CHART]





■ CLOCK GENERATION

The system clock is generated in the internal oscillator circuit with the external crystal or ceramic resonator, or the resistor connected to OSC1 and OSC2 terminals. Furthermore, the **NJU3504** can operate by the external clock to the OSC1 terminal for the system clock. In the external clock operation, the OSC2 terminal must be opened.


The typical application examples for each oscillator circuit are shown in follows. However a Crystal or a Ceramic operation requires the considered evaluation, because the oscillator operates in accordance with the characteristics of each component.

[OSCILLATOR APPLICATION EXAMPLES]






2) CR oscillation



3) External clock input




The resistor Rf* is sometimes required to connect when the Crystal operation.

■ RESET OPERATION

All of the internal circuits are initialized by inputting the low level signal to the RESET terminal.

A circuit example for Power On Reset Operation with a resistor, a capacitor, and a diode is shown in below. Power On Reset Operation requires to keep the low level of the input signal to RESET terminal until the stabilized oscillation of the internal oscillator. Therefore the constants on the reset circuit must be decided in accordance with the characteristics of the clock generator circuit.

[An example of Power On Reset circuit]



R*:A resistor is RESET terminal protector. It is required depending on the condition of an application.


■ PRESCALER

The **NJU3504** prepares a built-in Prescaler consisted of 12-bit binary counter which counts the machine cycle period $clock(1/f_{OSC} \times 6)$ from 2 to 4096 times. The Prescaler can supply the clock to Timer1 and 2, Serial Input Output, A/D converter, and the external application through the "SCK/CKOUT" terminal. A frequency of the clock can be selected from 12 kinds shown in follows.

1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048, 1/4096

When the bit2(b2) of Timer1/Prescaler control register(PHY3) is set to "1", the Prescaler operation is stopped, but the output clock is also stopped to Timer1 and 2, Serial Input Output, A/D converter and the external application through the "SCK/CKOUT" terminal. When the b2 of PHY3 is set to "0", the Prescaler operation is started to count from "0".

[AROUND THE PRESCALER BLOCK DIAGRAM]



EX.) The output frequency of Prescaler at f_{OSC} = 4MHz (Φ =4MHz/6)

Prescaler Divider	Output Frequency	
Φ/2		333.33kHz
Φ/4		166.67kHz
Φ/8		83.33kHz
Φ/16		41.67kHz
Φ/32		20.83kHz
Φ/64		10.42kHz
Φ/128		5.21kHz
Φ/256		2.60kHz
Φ/512		1.30kHz
Φ/1024		651kHz
Φ/2048		326kHz
Φ/4096		163kHz

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	-0.3 - +7.0	V
Input Voltage	V _{IN}	-0.3 – V _{DD} +0.3	V
Output Voltage	V_{OUT}	-0.3 – V _{DD} +0.3	V
Analog Supply Voltage	AV_DD	-0.3 – V _{DD} +0.3	V
Analog Reference Voltage	V_{REF}	-0.3 – AV _{DD} +0.3	V
Analog Input Voltage	AIN0 – AIN3	-0.3 – AV _{DD} +0.3	V
Operating Temperature	T_{opr}	-20 – +75	°C
Storage Temperature	T _{stg}	-55 – +125	°C

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS 1-1

 $(V_{DD}$ =4.5 - 5.5V, V_{SS} =0V, Ta=-20 - 75°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	V_{DD}	V_{DD}	3.6		5.5	V	
Supply Current	I _{DD1}	V _{DD} V _{DD} =5V, f _{OSC} =2MHz X'tal Oscillation In Reset		2.0	4.0	mA	*3
	I _{DD2}	V _{DD} V _{DD} =5V, f _{OSC} =2MHz Ceramic Oscillation In Reset		2.0	4.0	mA	*3
	I _{DD3}	V_{DD} V_{DD} =5V, f_{OSC} =2MHz CR Oscillation In Reset		1.9	3.8	mA	*3
	I _{DD4}	V _{DD} V _{DD} =5V, f _{OSC} =4MHz Operating (Except ADC)		2.6	5.2	mA	*3
	I _{DD5}	V _{DD} V _{DD} =5V, STANDBY Mode			4.0	μΑ	*3
	I _{ADD}	AV _{DD} AV _{DD} =V _{DD} =V _{REF} =5V, ADCK=225kHz		3.0	5.0	mA	*3
High-Level Input Voltage	V _{IH1}	PA0-PA3, PB0-PB3, PC0, PC1, PD0-PD3, PE0-PE3, AIN0/PI0-AIN3/PI3, SDI(O)/PL1, SCK/CKOUT	0.7V _{DD}		V _{DD}	V	*1
	V _{IH2}	PF0-PF2, PG0, PG1, PH0, PH1, V _{REF} /PJ0, ADCK/ <u>PJ1,</u> EXTI/PK0, CNTI/PK1, RESET	0.8V _{DD}		V _{DD}	V	*1
	V _{IH3}	OSC1	V _{DD} -1.0		V_{DD}	V	
Low-Level Input Voltage	V _{IL1}	PA0~PA3, PB0-PB3, PC0, PC1, PD0-PD3, PE0-PE3, AIN0/PI0-AIN3/PI3, SDI(O)/PL1, SCK/CKOUT	0		0.3V _{DD}	V	*1
	V _{IL2}	PF0-PF2, PG0, PG1, PH0, PH1, V _{REF} /PJ0, ADCK/ <u>PJ1,</u> EXTI/PK0, CNTI/PK1, RESET	0		0.2V _{DD}	V	*1
	V_{IL3}	OSC1	0		1.0	V	

^{*1} Input/output port is set as an Input terminal.

^{*2} Input/output port is set as an Output terminal.

^{*3} Except the current through Pull-up resister.

DC CHARACTERISTICS 1-2

 $(V_{DD}$ =4.5–5.5V, V_{SS} =0V, Ta=-20–75°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
High-Level	I _{IH}	$V_{DD} = 5.5 \text{V}, V_{IN} = 5.5 \text{V}$			10	μΑ	*1
Input Current		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, AIN0/PI0–AIN3/PI3,					
		V _{REF} /PJ0, ADCK/PJ1,					
		EXTI/PK0, CNTI/PK1, SDI(O)/PL1, RESET,					
		SCK/CKOUT					
Low-Level	I _{IL1}	V _{DD} =5.5V,V _{IN} =0V			-10	μА	*1
Input Current	151	Without Pull-up Resistance				ρο .	
		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, AIN0/PI0-AIN3/PI3,					
		V _{REF} /PJ0, ADCK/PJ1,					
		EXTI/PK0, CNTI/PK1,					
		SDI(O)/PL1,RESET , SCK/CKOUT					
	I _{IL2}	V _{DD} =5.5V, V _{IN} =0V			-100	μА	*1
	'IL2	With Pull-up Resistance			100	μ	
		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, AIN0/PI0-AIN3/PI3,					
		V _{REF} /PJ0, ADCK/PJ1,					
		EXTI/PK0, CNTI/PK1,					
High Lovel	\ /	SDI(O)/PL1, SCK/CKOUT	\/ 0.5			V	*2
High-Level Output Voltage	V _{OH}	I _{OH} =-100μA	V _{DD} -0.5			\ \	2
Output voltage		PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0, PH1, SDO/PL0, SDI(O)/PL1,					
		SCK/CLOUT					
Low-Level	V _{OL1}	I _{OL1} =400μA			0.5	V	*2
Output Voltage	JLI	PD0-PD3, PE0-PE3,			_		
		PF0-PF2, PG0, PG1, PH0,					
		PH1, SDO/PL0, SDI(O)/PL1,					
		SCK/CKOUT					
	V_{OL2}	I _{OL2} =15mA			2.0	٧	*2
		PA0-PA3, PB0-PB3, PC0,					
		PC1			4.5		+-
Output Leakage	I _{OD}	V _{DD} =5.5V, V _{OH} =5.5V			10	μΑ	*2
Current		PA0-PA3, PB0-PB3, PC0,					
Input	C	PC1		10	20	nE	
Input Capacitance	C _{IN}	Except V _{DD} , V _{SS} terminals		10	20	pF	
Capacitance		f _{OSC} =1MHz					

^{*1} Input/output port is set as an Input terminal.

^{*2} Input/output port is set as an Output terminal.

DC CHARACTERISTICS 2-1

 $(V_{DD}=2.4-3.6V, V_{SS}=0V, Ta=-20-75^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Supply Voltage	V_{DD}	V_{DD}	2.4		3.6	V	
Supply Current	I _{DD1}	V_{DD}		1.0	2.0	mA	*3
		V_{DD} =3V, t_{OSC} =1MHz					
		X'tal Oscillation In Reset		4.0	0.0	A	*3
	I _{DD2}	V _{DD} V _{DD} =3V, f _{OSC} =1MHz		1.0	2.0	mA	"3
		Ceramic Oscillation In Reset					
	l	V _{DD}		0.9	1.8	mA	*3
	I _{DD3}	V_{DD} =3V, f_{OSC} =1MHz		0.0	1.0	1117 \	
		CR Oscillation In Reset					
	I _{DD4}	V _{DD}		0.7	1.4	mA	*3
		V _{DD} =3V, f _{OSC} =2MHz					
		Operating (Except ADC)					
	I_{DD5}	V_{DD}			2.0	μΑ	*3
		V _{DD} =3V, STANDBY Mode					
	I _{ADD}	AV _{DD}		2.5	3.5	mA	*3
		AV _{DD} =V _{DD} =V _{REF} =3V,					
High Lovel	M	ADCK=225kHz	0.01/		W	V	*1
High-Level Input Voltage	V _{IH1}	PA0-PA3, PB0-PB3, PC0, PC1, PD0-PD3, PE0-PE3,	0.8V _{DD}		V _{DD}	V	· I
input voitage		AIN0/PI0-AIN3/PI3,					
		SDI(O)/PL1, SCK/CKOUT					
	V _{IH2}	PF0-PF2, PG0, PG1, PH0,	0.85V _{DD}		V _{DD}	V	*1
		PH1, V _{REF} /PJ0, ADCK/ <u>PJ1,</u>					
	.,,	EXTI/PK0, CNTI/PK1, RESET	11.			.,	
	V _{IH3}	OSC1	V _{DD} -0.3		V _{DD}	V	
Low-Level	V _{IL1}	PA0-PA3, PB0-PB3, PC0,	0		0.2V _{DD}	V	*1
Input Voltage		PC1, PD0–PD3, PE0–PE3,					
		AIN0/PI0-AIN3/PI3, SDI(O)/PL1, SCK/CKOUT					
	V _{IL2}	PF0-PF2, PG0, PG1, PH0,	0		0.15V _{DD}	V	*1
	- IL2	PH1, V _{REF} /PJ0, ADCK/PJ1,			OD		
		EXTI/PK0, CNTI/PK1, RESET					
	V _{IL3}	OSC1	0		0.3	V	

^{*1} Input/output port is set as an Input terminal.

^{*2} Input/output port is set as an Output terminal.

^{*3} Except the current through Pull-up resister.

DC CHARACTERISTICS 2-2

 $(V_{DD}$ =2.4 - 3.6V, V_{SS} =0V, Ta=-20 - 75°C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
High-Level	I _{IH}	V _{DD} =3.6V,V _{IN} =3.6V			10	μΑ	*1
Input Current		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, AIN0/PI0–AIN3/PI3,					
		V _{REF} /PJ0, ADCK/PJ1, EXTI/PK0, CNTI/PK1,					
		SDI(O)/PL1, RESET,					
		sck/ckout					
Low-Level	I _{IL1}	V_{DD} =3.6V, V_{IN} =0V			-10	μΑ	*1
Input Current		Without Pull-up Resistance					
		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, AIN0/PI0-AIN3/PI3, V _{REF} /PJ0, ADCK/PJ1,					
		EXTI/PK0, CNTI/PK1,					
		SDI(O)/PL1,RESET,					
		SCK/CKOUT					
	I _{IL2}	V_{DD} =3.6V, V_{IN} =0V			-100	μΑ	*1
		With Pull-up Resistance					
		PA0-PA3, PB0-PB3, PC0,					
		PC1, PD0–PD3, PE0–PE3,					
		PF0-PF2, PG0, PG1, PH0, PH1, AIN0/PI0-AIN3/PI3,					
		V _{REF} /PJ0, ADCK/PJ1,					
		EXTI/PK0, CNTI/PK1,					
		SDI(O)/PL1, SCK/CKOUT					
High-Level	V _{OH}	I _{OH} =-80μA	V _{DD} -0.5			V	*2
Output Voltage		PD0-PD3, PE0-PE3,					
		PF0-PF2, PG0, PG1, PH0,					
		PH1, SDO/PL0, SDI(O)/PL1,					
Low-Level	\/	SCK/CKOUT			0.5	V	*2
Output Voltage	V _{OL1}	I _{OL1} =350μA			0.5	V	2
output voltage		PD0-PD3, PE0-PE3, PF0-PF2, PG0, PG1, PH0,					
		PH1, SDO/PL0, SDI(O)/PL1,					
		SCK/CKOUT					
	V_{OL2}	I _{OL2} =5mA			1.0	V	*2
	JL2	PA0-PA3, PB0-PB3, PC0,					
		PC1					
Output Leakage	I _{OD}	V _{DD} =3.6V, V _{OH} =3.6V			10	μΑ	*2
Current		PA0-PA3, PB0-PB3, PC0,					
lmm. it		PC1		40	20	"F	
Input Capacitance	C _{IN}	Except V _{DD} , V _{SS} terminals		10	20	pF	
Capacitance		f _{OSC} =1MHz					

^{*1} Input/output port is set as an Input terminal.


^{*2} Input/output port is set as an Output terminal.

AC CHARACTERISTICS 1

(V_{SS}=0V, Ta=-20 – 75°C)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT
Operating	f _{osc}	V _{DD} =2.4–3.6V	X'tal	0.03		2.0	MHz
Frequency			Resonator	0.00		0.0	
			Ceramic	0.03		2.0	
			Resonator	0.02		1.0	
			External Resistor	0.03		1.0	
			Oscillation				
			External Clock	0.03		2.0	
		V _{DD} =3.6–5.5V	X'tal	0.03		4.0	
		00	Resonator				
			Ceramic	0.03		4.0	
			Resonator				
			External	0.03		2.0	
			Resistor				
			Oscillation External Clock	0.03		4.0	
Instruction	t		External Clock	0.03	6/f _{osc}	4.0	S
Cycle Time	t _C				O/Tosc		3
External Clock	t _{CPH}	V _{DD} =2.4–3.6V		250		16600	ns
Pulse Width	t _{CPL}	V _{DD} =3.6–5.5V		125		16600	
External Clock	OIL	V _{DD} =2.4–5.5V				20	ns
Rise Time	t _{CPR}	1 00 = 1 0 0 0					
Fall Time	t _{CPF}						
RESET Low-	t _{RST}	V _{DD} =2.4–5.5V		4/f _{OSC}			S
Level Width	1.01	DD		-030			
RESET	t _{RSR}	V _{DD} =2.4-5.5V				20	ms
Rise Time							
Port Input	t _{PIN}	V _{DD} =2.4–5.5V		6/f _{OSC}			s
Level Width), O, = =\(,-\)				000	
Edge Detection		V _{DD} =2.4–5.5V				200	ns
Rise Time Fall Time	t _{EDR}	PH1 terminal					
	t _{EDF}), O, = =),				000	
Restart Signal	t _{STR}	V _{DD} =2.4–5.5V				200	ns
Rise Time	1	PH0 terminal				000	
External	t _{EXR}	V _{DD} =2.4–5.5V				200	ns
Interrupt Signal Rise Time		EXTI/PK0 termi	inal				
CNTI Clock		V _{DD} =2.4–5.5V				f _{OSC} /64	Hz
Frequency	f _{CT}	CNTI/PK1 term	inal			.050/0-4	1 12
CNTI High	t _{CT}	V _{DD} =2.4–5.5V	iiidi	6/f _{OSC}			s
Level Width	*CT	CNTI/PK1 term	inal	5/1080			5
CNTI		V _{DD} =2.4–5.5V	iiidi			200	ns
Rise Time	t _{CTR}	CNTI/PK1 term	inal				
Fall Time	t _{CTF}	ONTI/I IXI LEIIII	mai				
<u> </u>	UIF						

■ AC CHARACTERISTICS 1 TIMING CHART



μs

μs

0.5

■ ELECTRICAL CHARACTERISTICS

SDI Hold time

SDO Data Fix

To SCK ↑

Time To SCK ↓


AC CHARAC	CTERISTIC	S 2 · SERIAL INT	TERFACE (V _D	_{DD} =2.4 -	5.5V, V	_{ss} =0V, Ta=-20) – 75°C)
PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT
Serial Operating	f _{SC}	Internal Clock				(1/12)×f _{OSC} *	Hz
Frequency		External Clock				500k	
Clock Pulse Width Low-Level	t _{SCL}	Internal Clock	V_{DD} =2.4–3.6V f_{OSC} =2MHz	3.0			μs
			V_{DD} =3.6–5.5V f_{OSC} =4MHz	1.5			
		External Clock		1.0			
Clock Pulse Width High-Level	t _{sch}	Internal Clock	V_{DD} =2.4–3.6V f_{OSC} =2MHz	3.0			μs
			V_{DD} =3.6–5.5V f_{OSC} =4MHz	1.5			
		External Clock		1.0			
SDI setup Time To SCK ↑	t _{DS}			0.5			μs

0.5

■ AC CHARACTERISTICS 2 SERIAL INTERFACE TIMING CHART

 t_{DH}

 t_{DCD}



 $^{^{\}star}$ The maximum frequency of the internal serial clock f_{SC} is selected the one-divided output of the prescaler by the mask option.

A/D CONVERTER CHARACTERISTICS

 $(\mathsf{V}_\mathsf{DD}\text{=}\mathsf{A}\mathsf{V}_\mathsf{DD}\text{=}2.4-5.5\mathsf{V},\,\mathsf{V}_\mathsf{SS}\text{=}\mathsf{A}\mathsf{V}_\mathsf{SS}\text{=}\mathsf{0}\mathsf{V},\,\mathsf{Ta}\text{=}25^\circ\mathsf{C},\,\mathsf{f}_\mathsf{OSC}\text{=}\mathsf{4MHz})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution	_		_	8	_	bits
Absolute Accuracy	_	V_{DD} =5V, AV_{DD} =5V, V_{REF} =5V			±2	LSB
Conversion time	t _{CONV}	V_{DD} =5V, AV_{DD} =5V, V_{REF} =5V	40			μs
Reference Voltage	V_{REF}		2.4		AV_{DD}	V
Analog Input Voltage	V _{IA}		AV_{SS}		V_{REF}	V
ADCK frequency	f _{ADCK}	V_{DD} =5V, AV_{DD} =5V, V_{REF} =5V			225	kHz

MASK OPTION

The NJU3504 can set or select the following options by the mask option using the same mask of program coding in ROM.

1) INPUT OUTPUT Terminal Selection All of input-output terminals can select a type for each port from the following table1 to table2 by the mask option.

[CIRCU	ו אוו ווע	FIABL					
				ERMINAL TYPES			
	INPU	T / OUT Termi	PUT nal *1				
SYMBOL	Port of Input	Port of Output	Programmable Input / Output	EXTRA FUNCTION	REMARKS		
PA0			C D				
PA1			C D				
PA2			C D				
PA3			C D				
PB0			C D				
PB1			C D				
PB2			C D				
PB3			C D				
PC0	IA IC	OA OC					
PC1	IA IC	OA OC					
PD0	IA IC	ОВ					
PD1	IA IC	OB					
PD2	IA IC	OB					
PD3	IA IC	OB					
PE0	IA IC	ОВ					
PE1	IA IC	OB					
PE2	IA IC	ОВ					
PE3	IA IC	ОВ					

Note) "C, D, IA, IC, OA, OB, OC" are symbols using on MASK OPTION GENERATOR(MOG).

^{*1)} The symbol and detail circuits of INPUT OUTPUT TERMINAL are written in INPUT OUTPUT TERMINAL TÝPE.

[CIRCUIT TYPE TABLE 2]

Circo		E TABLI		RMINAL	TYPES		1
	- سا	sut / O:-4		_1 \101111174L	- I II LU		
	ing Ta	out / Out erminal	րսւ *1				
				1			
SYMBOL		≒	r ë		EXTRA FUNCTION		REMARKS
OTMEGE	out	Port of Output	nab Itpu				TALIMIN II ATAO
	Port of Input	Õ	III O				
	1 0	10	gra ut /				
	Pol	Pol	Programmable Input / Output				
PF0	IB	ОВ					
	ID	OB					
PF1	ΙΒ	ОВ					
	ID						
PF2	IB	ОВ					
D00	ID	0.5					
PG0	IB ID	OB					
PG1	שטו	ОВ					
FGI	ID	ОВ					
PH0	IB	ОВ			Restart signal input		
	ID				5 1		
PH1	ΙB	ОВ			Edge detector	Р	Rising edge detector
	ID					N	Falling edge detector
AIN0 / PI0	IA			AD	Analog input (AIN0)		
AINIA / DIA	IC			AD			
AIN1 / PI1	IA IC			AD	Analog input (AIN1)		
AIN2 / PI2	IA			AD	Analog input (AIN2)		
7.11 12	IC			, , ,	, malog mpat (, m 12)		
AIN3 / PI3	IA			AD	Analog input (AIN3)		
	IC						
V _{REF} / PJ0	IB			AD	Reference input		
	ID						
ADCK / PJ1	IB			AD	External Interrupt input		
EXTI / PK0	ID IB			EX	External Interrupt input		
*2	ID				External interrupt input		¦
CNTI / PK1	IB			EX	External clock to Timer2 input		
*2	ID				·		
SDO / PL0		OB		SO	Serial data output		MSB first
SDI(O) / PL1	IA	ОВ		SD	Serial data input / output	LSB	LSB first
*2	IC						
SCK/CKOUT				SK	Serial clock input-output		
*2 *3				CKOUT	Output clock divide by prescaler		!
				l e	presouler	l	

Note) "AD, CKOUT, EX, IA, IB, IC, ID, LSB, MSB, N, OB, P, SD, SK, SO" are symbols using on MASK OPTION GENERATOR(MOG).

^{*1)} The symbol and the detail circuits of INPUT OUTPUT TERMINAL are written in INPUT OUTPUT TERMINAL TYPE.

^{*2)} The pull-up resistance is added to the terminal selected as the extra function.

^{*3)} When Serial INPUT-OUTPUT is selected, "SCK" is selected automatically. When it is not selected, "CKOUT" is selected automatically.

2)Edge Detector Selection

When the PORTH(PHY24) is set as the input, PH1 terminal operates as Edge Detector terminal. The result of the edge detection is set into bit(b2) of PORTH(PHY24).

The polarity of the edge, rising as "low to high or high to low", is selected by the mask option.



3)The data order(MSB, LSB) of the Serial Interface

The data order of the Serial Interface can select either MSB or LSB first by the mask option.

4)A/D Control Clock

A/D Control Clock can select either the external clock from ADCK terminal or the internal clock from the prescaler by the mask option.

5)Each Internal Clock

The count clocks of Timer1 and Timer2, the Internal shift clock of the Serial Interface, the clock of the A/D control clock and the output clock through the SCK/CKOUT terminal are clocks divided in the internal prescaler, and the frequency of this clock can be selected by the mask option from follows which are dividing numbers based on the inverse of the 1-instruction executing period (1/f_{OSC} x 6).

1/2, 1/4, 1/8, 1/16, 1/32,1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048,1/4096

Note) Count clock of Timer2 can select the internal or external clock by the program.

The shift clock of the serial interface can select the internal or external clock by the program.

NJU3504

■ MNEMONIC LIST

Mn	nemonic	Operation code	Function	Status	Cycle	Memo
TAY		04	Y←AC	1	1	RPC=0
			Y'←AC	1	1	RPC=1
TYA		14	AC←Y	1	1	RPC=0
			AC←Y'	1	1	RPC=1
XAX		1B	AC↔X	1	1	RPC=0
			AC⇔X'	1	1	RPC=1
TAP		26	PH(Y')←AC	1	1	
TPA		16	AC←PH(Y')	1	1	
шТАРІ	ICY	17	PH(Y')←AC, Y←Y+1	*	1	
NAT MAT	DCY	27	PH(Y')←AC, Y←Y-1	*	1	
 TMA	١	0D	$AC \leftarrow M(X,Y)$	1	1	
兴 TAM	l	1D	M(X,Y)←AC	1	1	
に に TAM	IICY	0A	M(X,Y)←AC, Y←Y+1	*	1	
Ž TAM	IDCY	1A	M(X,Y)←AC, Y←Y-1	*	1	
TAMY TWY	′	05	$Y \leftarrow M(X,Y)$	1	1	RPC=0
-			$Y' \leftarrow M(X,Y)$	1	1	RPC=1
≺ XMA	4	0B	$AC \leftrightarrow M(X,Y)$	1	1	
DATA XWA	1ICY	03	M(X,Y)←PH(Y'), Y←Y+1	*	1	
TMP	PICY	13	PH(Y')←M(X,Y), Y←Y+1	*	1	
TRM	1	23	M(X,Y)←ROM(PHY13,X',AC)	1		Y = an even number : ROM of 4bit low-data
						Y = an odd number : ROM of 4bit hi-data
CLA		80	AC←0	1	1	
	A,#K	80–8F	AC←#K	1		#K=0-15
	Y,#K	90-9F	Y←#K	1		RPC=0, #K=0-15
	,		Y'←#K	1		RPC=1, #K=0-15
LDI	LDI X,#K	A0-AF	X←#K	1		RPC=0, #K=0-15
			X'←#K	1		RPC=1, #K=0-15
ADD	A,M	0E	$AC \leftarrow AC + M(X,Y)$	*	1	,
INC		71	AC←AC+1	*	1	
DEC		7F	AC←AC-1	*	1	
ADD		70–7F	AC←AC+#K	*		#K=0-15
AND		0F	$AC \leftarrow AC \land M(X,Y)$	*	1	
CMP		2E	AC< >M(X,Y)	*	1	
CMP	•	B0-BF	Y< >#K	*		#K=0-15
CDINIC	V	08	Y←Y+1	*		RPC=0
CALCULATING			Y'←Y'+1	*		RPC=1
₹ DEC	. Y	18	Y←Y-1	*		RPC=0
3			Y'←Y'-1	*		RPC=1
	М	09	AC←M(X,Y)+1	*	1	
₹ DFC	: M	19	AC←M(X,Y)-1	*	1	
YNE	:A	01	Y< >AC	*	1	
	A,M	1F	AC←AC∨M(X,Y)	*	1	
	R A,M	2F	$AC \leftarrow AC \oplus M(X,Y)$	*	1	
NEG		2D	AC←0-AC	1	1	
SUB		1E	AC←M(X,Y)-AC	*	1	
) A,#K	40–4F	AC←AC∧#K	*		#K=0-15
	Α,#K	50–5F	AC←AC√#K	*		#K=0-15 #K=0-15

	Mnemoni	Operation code	Function	Status	Cycle	Memo
	JPL addr	68–6F	ST=1:PC←addr, ST=0:No branch	1	2	2byte Mnemonic
	JMP addr		ST=1:PC←addr, ST=0:No branch	1	1	
	CALL add	lr 60–67	ST=1:(SP)←PC+2, SP←SP+1, PC←addr	1	2	2byte Mnemonic
	DET	2B	ST=0:No branch PC←(SP), SP←SP-1	1	1	
	RFTI	2C	PC←(SP), AC←(SP), SP←SP-1	*		
			$X \leftarrow (SP), X' \leftarrow (SP), Y \leftarrow (SP)$			
			RPC← (SP), ST← (SP)			
	SBIT b	30–33	M(X,Y)b←1	1	1	B=0-3
	RBIT b	34–37	M(X,Y)b←0	1	1	B=0-3
	TBIT b	38–3B	$ST \leftarrow M(X,Y)b$	*	1	B=0-3
	TBA b	3C-3F	ST←(AC)b	*	1	B=0-3
	RAR	21	$\begin{array}{c} AC \\ \rightarrow CY \\ \rightarrow \begin{array}{c} b3 \\ b2 \\ b1 \\ b0 \\ \end{array}$	*	1	
	RAL	22	AC	*	1	
			[C1] \ [B3] [B2] [B1] [B0] \			
	RYR	24	$\begin{array}{c c} & Y \\ \Rightarrow CY \rightarrow \begin{array}{c c} b3 & b2 & b1 & b0 \end{array}$	*	1	RPC=0
			- [D3 D2 D1 D0] —			
			Y'	*	1	RPC=1
OPERATION	RYL	25	Y	*	1	RPC=0
ΞR			CY ← b3 b2 b1 b0 ←			
ОР			Y'	*	1	RPC=1
			CY ← b3 b2 b1 b0 ←			
뚪	RXR	28	X	*	1	RPC=0
۳			$\Rightarrow \boxed{\text{CY}} \rightarrow \boxed{\text{b3 b2 b1 b0}} \rightarrow$			
			X',	*	1	RPC=1
	RXL	29	X	*	1	RPC=0
			CY ← b3 b2 b1 b0 ←		•	
			X'	*	1	RPC=1
			CY ← b3 b2 b1 b0 ←			
	SEC	0C	CY←1	1	1	
	CLC	1C	CY←0	Ö	1	
	SRPC	10	RPC←1	1	1	
	RRPC	20	RPC←0	1	1	
	NOP	00	No Operation	1	1	
	HLT	07	CPU Halted	1	1	
SPI	MDT	06	Memory Dump Test	_	_	
_	l	l	<u>I</u>	<u> </u>	<u> </u>	

Note)

-,					
\leftarrow	:Transfer direction	AC	:Accumulator	SP	:Stack pointer
^	:AND	Χ	:Xregister	RPC	:RPC flag
~	:OR	Χ'	:X'register	CY	:Carry flag
\oplus	:Exclusive OR	Υ	:Yregister	ST	:Status flag
+	:Add	Y'	:Y'register	#K	:Immediate data
-	:Subtraction	PH	:Peripheral register	addr	:Blanch address
<>	:Comparison	M	:Data memory	()	:A content of register or memory
		ROM	:Program memory		pointed by the address indicated in ().
		PC	Program counter	h	·Bit position

Status description)

0:After the command execution, ST-flag is always set to "0".

^{1:}After the command execution, ST-flag is always set to "1".

^{*:}Status

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.