### TWO OUTPUT HIGH VOLTAGE SWITCHING REGULATOR

### **■** GENERAL DESCRIPTION

New JRC's high voltage switching regulator, NJM2355, is a monolithic high voltage (50V max) operation integrated circuit consisting of two channel PWM controlers.

The NJM2355 contains an internal 5V refernce, free running oscillator, low supply voltage detector, two comparators and three error amplifiers. The error amp 2 or amp 3 is for current limiting in channel B output circuit.

The NJM2355 is suited for DC to DC converter application; step up, step down, positive to negative.

### **■ PACKAGE OUTLINE**



NJM2355D


### **■ FEATURES**

- Operating Voltage (7.5V~50V)
- · Complete PWM Power Control Circuit
- Uncommitted Outputs for 200-mA Sink or Source
- · Output control Selects Single-Ended or Pull Operation
- Internal Cicuitry Prohibits Double Pulse at Either Output
- Variable Dead-Time Provides Control Over Total Range
- Package Outline

DIP18

Bipolar Technology

### **■ BLOCK DIAGRAM & PIN CONFIGURATION**



NJM23550

### **■ ABSOLUTE MAXIMUM RATINGS**

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V+	50	V
Output Current 1	Io1	200	mA
Output Current 2	I02	200	mA
Power Dissipation	Po	700	mW
Operating Temperature Range	Topr	-20~+75	°C
Storage Temperature Range	Tstg	-40~+125	°C

### ■ ELECTRICAL CHARACTERISTICS

(Ta=25℃, V<sup>+</sup>=15V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1) Operating Current (2)	I <sub>CC</sub> (1) I <sub>CC</sub> (2)	V+=15V V+=50V	<del>-</del>	5.7 5.9	7.5 8.0	mA mA

#### < Reference Section >

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Voltage	$V_{REF}$	I <sub>REF</sub> =0mA	4.8	5.0	5.2	v
Line Regulation	REGin	V+=7.5V~50V, I <sub>REF</sub> =0mA	_	12	35	mV
Load Regulation	REG1	I <sub>REF</sub> =0mA~10mA		6	15	mV
Output Short Current			_	30		mA
Output disable Voltage	V <sub>nop</sub>	OUT=High Level		4.3	4.6	v
Output disable hysterisis Voltage	$\Delta V_{nop}$		l —	0.3		v
, , , , , , , , , , , , , , , , , , , ,	_ 1105		1	""		*

### < Oscillator Section >

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Frequency	Fo	$C_1 = 0.01 \mu F, R_1 = 4.3 k\Omega$	25	28	31	kHz

### < Dead Interval Adjustment Section >

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.		UNIT
Input Bias Current Maximum Duty (On-time) Input Threshold Voltage	lbdt ΔTon/T V <sub>th</sub>	DT=0V $C_t$ =0.01 $\mu$ F, $R_t$ =4.3 $k\Omega$ Duty Cycle: 0%	90 2.0	  2.5	-10 - 3.0	μΑ % V

### < PWM Comparator Section >

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Threshold Voltage	V <sub>the</sub>	Duty Cycle: 0%			4.5	v

### ■ ELECTRICAL CHARACTERISTICS

<Error Amplifer Section>

(V<sup>+</sup>=15V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Offset Voltage	V <sub>IO</sub>	FB=2.5V	_	ı	10	mV
Input Offset Current	Iıo	FB=2.5V	_	5	250	nA
Input Bias Current	. I <sub>B</sub>	FB=2.5V	l —	0.05	1	μA
Common Mode Input Voltage Range	V <sub>ICM</sub>	V+=7.5V~50V	0	_	V <sub>CC</sub> -2	v
Voltage Gain	Av	FB=0.5V~3.5V	70	100	l —	dB
Band Width	fi	AV=1		800		kHz
Common Mode Rejection Ratio	CMR	V <sub>CC</sub> =50V	65	80		dB
Output Sink Current	Isink	V <sub>ID</sub> =5V, FB=0.7V	0.2	0.4	_	mA
Output Source Current	Isource	V <sub>ID</sub> =5V, FB=3.5V	- t	-2.5	_	mA

### < Output Section >

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Leak Current Saturation Voltage	I <sub>CER</sub> V <sub>SAT</sub>	$V_{CE}=50V$ $I_{O}=100mA$	_	0.9	100	μA V

### **■ TERMINAL EXPLANATION**

PIN NO.	PIN SYMBOL	FUNCTION	EQUIVALENT CIRCUIT
1.	$V_{REF}$	5V Reference Voltage Output	
	er'		V+ V+ V+
2.	Ct	The oscillator frequency is decided by putting Capacitor, Ct.	
			V <sub>REF</sub>
			Ri D
3.	Rt	The oscillator frequency is decided by putting resistor, Rt.	Comp


### **■ TERMINAL EXPLANATION**

PIN NO.	PIN SYMBOL	FUNCTION	EQUIVALENT CIRCUIT
4.	+INPUT1	+INPUT of Error Amp i (A Channel)	
5.	-INPUTI	-INPUT of Error Amp 1 (A Channel)	18 18 18 A
16.	+INPUT3	+INPUT of Error Amp 3 (B Channel)	
15.	-INPUT3	-INPUT of Error Amp 3 (B Channel)	
18.	+INPUT2	+INPUT of Error Amp 2 (B Channel)	-INPUT +INPUT
17.	- INPUT2	INPUT of Error Amp 2 (B Channel)	
			GND
6.	FEED BACK-A	OUTPUT of Error Amp 1 (A Channel)	
			AMP10UT VREF
			COMP-A
			FEED BADK-A GND
14.	FEED BACK-B	OUTPUT of Error Amp 2 and Error Amp 3 (B Channel)	AMP2OUT AMP3OUT
		(B Chamer)	VREF
			18 сомр-в
			FEED BACK-B
			GND

### **■ TERMINAL EXPLANATION**


PIN NO.	PIN SYMBOL	FUNCTION	EQUIVALENT CIRCUIT
7.:	DEAD TIME CONTROL-A	The Dead Time Width is adjustable by terminal voltage adjust. (A Channel)	
13.	DEAD TIME CONTROL-B	(B-Channel)	
			VREF
			DEAD TIME
			DEAD TIME CONTROL GND
8.	SYSTEM GND	Ground	
9.	OUT-A	Internal Switching Transistor: Open Collector (A Channel)	
11.	ОИТ-В	(B-Channel)	
	·		OUT
į			GND
10.	POWER GND	Ground Connect to PIN 8.	
		<u> </u>	Transaction of the second of t

### **■ TYPICAL APPLICATION**




### ■ TYPICAL CHARACTERISTICS

Output Disable Voltage at Low Input Voltage







Output Disable Voltage at Low Input Voltage vs. Temperature




Operating Current vs. Operating Voltage




Reference Voltage vs. Operating Voltage



Reference Voltage vs. Temperature




Oscillation Frequency vs. Rt, Ct




### **TYPICAL CHARACTERISTICS**


### Oscillation Frequency vs. Temperature




Open Loop Voltage Gain vs. Frequency




< Error Amplifier Section > Output Sink Current vs. Feedback Terminal Voltage




< Error Amplifier Section > Output Source Current vs. Feedback Terminal Voltage



< Error Amplifier Section > Output Sink Current vs. Temperature




< Error Amplifier Section > Output Source Current vs. Temperature




### ■ TYPICAL CHARACTERISTICS

# < Output Section > Saturation Voltage vs. Output Current



### < Output Section > Saturation Voltage vs. Temperature



## NJM2355

## **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.