High-Voltage Switcher for Medium Power Offline SMPS Featuring Low Standby Power

The NCP1028 offers a new solution targeting output power levels from a few watts up to 15 W in a universal mains flyback application. Our proprietary high-voltage technology lets us include a power MOSFET together with a startup current source, all directly connected to the bulk capacitor. To prevent lethal runaway in low input voltage conditions, an adjustable brown-out circuitry blocks the activity until sufficient input level is reached.

Current-mode operation together with an adjustable ramp compensation offers superior performance in universal mains applications. Furthermore, an Over Power Protection pin brings the ability to precisely compensate all internal delays in high input voltage conditions and optimize the maximum output current capability.

Protection wise, a timer detects an overload or a short-circuit and stops all operations, ensuring a safe auto-recovery, low duty cycle burst operation.

Finally, a great $R_{DS(on)}$ figure makes the circuit an excellent choice for standby/auxiliary offline power supplies or applications requiring higher output power levels.

Features

- Built-in 700 V MOSFET with Typical $R_{DS(on)}$ of 5.8 Ω , $T_J = 25^{\circ}C$
- Current–Mode Fixed Frequency Operation: 65 kHz and 100 kHz
- Fixed Peak Current of 800 mA
- Skip-Cycle Operation at Low Peak Currents
- Internal Current Source for Clean and Lossless Startup Sequence
- Auto-Recovery Output Short Circuit Protection with Timer-Based Detection
- Programmable Brown–Out Input for Low Input Voltage Detection
- Programmable Over Power Protection
- Input to Permanently Latchoff the Part
- Internal Frequency Jittering for Improved EMI Signature
- Extended Duty Cycle Operation to 80% Typical
- No-Load Input Standby Power of 85 mW @ 265 Vac
- 500 mW Loaded, Input Power of 715 mW @ 230 Vac
- These are Pb-Free Devices**

Typical Applications

- Medium Power AC–DC Adapters for Chargers
- Auxiliary/Standby Power Supplies for ATX and TVS Power Supplies


Reference	230 VAC	90–265 VAC
NCP1028 – 5.8 Ω	25 W*	15 W*

*Typical values, open–frame, 65 kHz version, R_{θJA} < 75°C/W, T_A = 50°C.
**For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

http://onsemi.com




PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping*
NCP1028P065G	PDIP-8 (Pb-Free)	50 Units / Rail
NCP1028P100G	PDIP-8 (Pb-Free)	50 Units / Rail

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1	V _{CC}	Powers the Internal Circuitry	This pin is connected to an external capacitor of typically 22 $\mu\text{F}.$
2	Ramp Comp.	Ramp Compensation in CCM	To extend the duty cycle operation in Continuous Conduction Mode (CCM), pin 3 offers the ability to inject ramp compensation in the controller. If unused, short this pin to $V_{CC}. \label{eq:control}$
3	Brown-Out	Brown-Out and Latchoff Input	By monitoring the bulk level via a resistive network, the circuit protects itself from low mains conditions. If an external event brings this pin above 4.0 V, the part fully latches off.
4	FB	Feedback Signal Input	By connecting an optocoupler to this pin, the peak current setpoint is adjusted accordingly to the output power demand.
5	Drain	Drain Connection	The internal drain power switch circuit connection.
-	-	-	This unconnected pin ensures adequate creepage distance.
7	OPP	Over Power Protection	Driving this pin reduces the power supply capability in high line conditions. If no Over Power Protection is needed, short this pin to ground.
8	GND	The IC Ground	_




Figure 2. Internal Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage on all Pins, Except Pin 5 (Drain)	V _{CC}	–0.3 to 10	V
Drain Voltage	BVdss	–0.3 to 700	V
Maximum Current into Pin 1 when Activating the 8.7 V Active Clamp	I_V _{CC}	15	mA
Thermal Resistance, Junction-to-Air - PDIP7	R _{0JA}	100	°C/W
Thermal Resistance, Junction-to-Air – PDIP7 with 1.0 cm 2 of 35 μ Copper Area	R _{0JA}	75	°C/W
Maximum Junction Temperature	TJ _{MAX}	150	°C
Storage Temperature Range	-	-60 to +150	°C
ESD Capability, Human Body Model (HBM) (All Pins Except HV)	-	2.0	kV
ESD Capability, Machine Model (MM)	-	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per Mil–Std–883, Method 3015.

Machine Model Method 200 V.

2. This device contains latchup protection and exceeds 100 mA per JEDEC Standard JESD78.

ELECTRICAL CHARACTERISTICS (For typical values $T_J = 25^{\circ}$ C, for min/max values $T_J = 0^{\circ}$ C to +125°C, Max $T_J = 150^{\circ}$ C,

65 kHz or 100 kHz

V_{CC} = 8.0 V, unless otherwise noted.)

Characteristic		Symbol	Min	Тур	Max	Unit	
SUPPLY SECTION AND V _{CC} MANAGEMENT							
V_{CC} Increasing Level at which the Switcher Starts to Operate	1	VCC _{ON}	7.9	8.5	8.9	V	
V_{CC} Decreasing Level at which the Switcher Stops Operation	1	VCC _(min)	6.7	7.2	7.9	V	
Hysteresis between VCC _{ON} and VCC _(min)	-	VCC _{hyste}	-	1.2	-	V	
Offset Voltage above VCC_ON at which the Internal Clamp Activates	1	VCC _{clamp}	140	200	300	mV	
V _{CC} Voltage at which the Internal Latch is Reset	1	VCC _{reset}	-	4.0	-	V	

1

ICC1

1.4

1.9

mΑ

POWER SWITCH CIRCUIT

Internal IC Consumption, MOSFET Switching at

Power Switch Circuit On–State Resistance NCP1028 (Id = 100 mA)	5	R _{DS(on)}				Ω
$T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$				5.8 9.8	7.0 11	
Power Switch Circuit and Startup Breakdown Voltage (ID _(off) = 120 μ A, T _J = 25°C)	5	BVdss	700	_	_	V
Power Switch and Startup Breakdown Voltage Off–State Leakage Current $T_J = 25^{\circ}C$ (Vds = 700 V) $T_J = 125^{\circ}C$ (Vds = 700 V)	5	ldss(OFF)		50 30		μΑ
Switching Characteristics (RL = 50 Ω, Vds Set for Idrain = 0.7 x Ilim) Turn–on Time (90%–10%) Turn–off Time (10%–90%)	5	t _{on} t _{off}		35 35		ns ns
INTERNAL STARTUP CURRENT SOURCE		1	+	ļ	ļ	ļ
		101				•


High-Voltage Current Source, $V_{CC} = VCC_{ON} - 200 \text{ mV}$		IC1	3.5	6.0	8.0	mA
High–Voltage Current Source, $V_{CC} = 0$	1	IC2	350	650	900	μA
V _{CC} Transition Level for IC1 to IC2 Toggling Point	1	V _{CCTh}	-	1.3	-	V


ELECTRICAL CHARACTERISTICS (continued) (For typical values $T_J = 25^{\circ}C$, for min/max values $T_J = 0^{\circ}C$ to $+125^{\circ}C$,


C, V _{CC} = 8.0 V, unless otherwise noted.)
C, V _{CC} = 8.0 V, unless otherwise noted.)


Characteristic	Pin	Symbol	Min	Тур	Max	Unit
CURRENT COMPARATOR	ł					
Maximum Internal Current Setpoint, Pin 4 Open, T_J = 25°C, F_{SW} = 65 kHz (Note 3)	-	Ipeak_27_CS_ 65 k	720	800	880	mA
Final Switch Current with a Primary Slope of 200 mA/ $\mu s,$ F_{SW} = 65 kHz (Note 4)	-	lpeak_27_SW_ 65 k	-	820	-	mA
Maximum Internal Current Setpoint, Pin 4 Open, $T_J = 25^{\circ}C$, $F_{SW} = 100 \text{ kHz}$ (Note 3)	-	lpeak_27_CS_ 100 k	720	800	880	mA
Final Switch Current with a Primary Slope of 200 mA/ μs , F_{SW} = 100 kHz (Note 4)	-	lpeak_27_SW_ 100 k	-	820	-	mA
Setpoint Decrease for a Pin 7 Injected Current of 40 $\mu\text{A},\text{T}_{\text{J}}$ = 25°C	7	IOPP	-	23	-	%
Voltage Level in Pin 7 at which OPP Starts to Operate	7	IOPPtripV	-	1.5	-	V
Soft-Start Duration	-	T _{SS}	-	1.0	-	ms
Propagation Delay from Current Detection to Drain OFF State	-	T _{prop}	-	100	-	ns
Leading Edge Blanking Duration	-	T _{LEB}	-	200	-	ns
INTERNAL OSCILLATOR	·					
Oscillation Frequency (Note 5) 65 kHz Version, T _J = 25°C	-	f _{OSC}	58.5	65	71.5	kHz
Oscillation Frequency (Note 5) 100 kHz Version, $T_J = 25^{\circ}C$	-	fosc	90	100	110	kHz
Frequency Jittering in Percentage of fOSC	-	f _{Jitter}	-	±6.0	-	%
Jittering Swing Frequency	-	fswing	_	300	-	Hz
Maximum Duty Cycle	-	Dmax	74	80	87	%
FEEDBACK SECTION						
Internal Pullup Resistor	4	Rupp	-	16	-	kΩ
Ramp Compensation Level on Pin 1 – Rramp = 100 k Ω	2	Rlevel	-	2.75	-	V
SKIP CYCLE GENERATION						
Internal Skip Mode Level, in Percentage of Maximum Peak Current	-	Iskip	-	25	-	%
PROTECTIONS						
Brown-Out Level	3	VBO	510	570	620	mV
Brown–Out Hysteresis Current, $T_J = 25^{\circ}C$ (Note 3)	3	IBOhyste	10	11.5	13	μΑ
Brown–Out Hysteresis Current, $T_J = 0^{\circ}C$ to $125^{\circ}C$	3	IBOhyste	-	10	-	μA
Fault Validation further to Error Flag Assertion	-	TimerON	40	55	-	ms
OFF Phase in Fault Mode	-	TimerOFF	-	440	-	ms
Latching Voltage on Brown-Out Pin	3	Vlatch	3.15	3.5	3.85	V
Latch Input Integrating Filter Time Constant	3	TdelBOL	-	20	-	μs
TEMPERATURE MANAGEMENT				•	•	•
Temperature Shutdown	-	TSD	160	-	-	°C
Hysteresis in Shutdown	-	-	-	40	-	°C

See characterization curves for full temperature span evolution.
 The final switch current is: Ipeak_2X_CS + Tprop x Vin / Lp, with Vin the input voltage and Lp the primary inductor in a flyback.
 Oscillator frequency is measured with disabled jittering.












Figure 22. Ipeak Reduction = F(lopp, @ temperature)

APPLICATION INFORMATION

Introduction

The NCP1028 offers a complete current-mode control solution and enhances the NCP101X series. The component integrates everything needed to build a rugged and low-cost Switch-Mode Power Supply (SMPS) featuring low standby power.

- **Current–Mode Operation:** The controller uses a current–mode control architecture, which, together with an adjustable ramp compensation circuitry, ensures efficient and stable continuous or discontinuous conduction designs.
- 700 V–5.8 Ω Power Switch Circuit: Due to ON Semiconductor Very High Voltage Integrated Circuit technology, the circuit hosts a high–voltage power switch circuit featuring a 5.8 Ω R_{DS(on)} – T_J = 25°C. This value lets the designer build a 15 W power supply operated on universal mains as long as sufficient copper area exists to lower the junction–to–ambient thermal resistance. An internal current source delivers the startup current, necessary to crank the power supply.
- Short-Circuit Protection: By permanently monitoring the feedback line activity, the circuit is able to detect the presence of a short-circuit, immediately reducing the output power for a total system protection. A 55 ms timer is started as soon as the feedback pin asks for the maximum peak current. At the end of this timer, if the fault is still present, then the device enters a safe, auto-recovery burst mode, affected by a fixed 440 ms recurrence. Once the short has disappeared, the controller resumes and goes back to normal operation. The timer duration is fully independent from the V_{CC} capacitor value.

- Over Power Protection: A possibility exists to reduce the maximum output power capability in high line conditions. A simple two resistor network wired to the bulk capacitor will program the maximum current reduction for a given input voltage (down to 20% of the maximum peak current).
- **Brown-Out Input:** A fraction of the input voltage appears on pin 3, due to a resistive divider. If the mains drops below a level adjusted by this resistive divider, the circuit does not switch. As soon as the mains goes back within its normal range, the device resumes operation and operates normally. By adjusting the bridge resistors, it becomes possible to set the brown-out levels (on and off) independently.
- Latchoff: Pin 3 also welcomes a comparator who offers a way to fully latch the controller. If an external event (e.g. an overtemperature) brings the brown-out pin above 3.5 V, the circuit stays permanently off until the user cycles its V_{CC} down, for instance by unplugging the converter from the mains outlet.
- Frequency Jittering: The internal clock receives a low frequency modulation which helps smoothing the power supply EMI signature.
- **Soft-Start:** A 1.0 ms soft-start ensures a smooth startup sequence, reducing output overshoots.
- Skip Cycle: If SMPS naturally exhibit a good efficiency at nominal load, they begin to be less efficient when the output power demand diminishes. By skipping unneeded switching cycles, the NCP1028 drastically reduces the power wasted during light load conditions. Experiments carried over the 5.0 V/2.0 A demonstration board reveal a standby power at no-load and 265 Vac of 85 mW and an efficiency for 500 mW output power of 64% at 230 Vac.

Startup Sequence

The NCP1028 includes a high–voltage startup circuitry, directly deriving current from the bulk line to charge the

 $V_{CC}\xspace$ capacitor. Figure 23 details the simplified internal arrangement.




Figure 23. Internal Arrangement of the Startup Circuitry

When the power supply is first connected to the mains outlet, the internal current source is biased and charges up the V_{CC} capacitor. When the voltage on this V_{CC} capacitor reaches the VCC_{ON} level (typically 8.5 V), the current source turns off, reducing the amount of power being dissipated. At this time, the V_{CC} capacitor only supplies the controller, and the auxiliary supply should take over before V_{CC} collapses below VCC_(min). This V_{CC} capacitor, CV_{CC}, must therefore be calculated to hold enough energy so that V_{CC} stays above VCC_(min) (7.3 V typical) until the auxiliary voltage fully takes over.

An auxiliary winding is needed to maintain the V_{CC} in order to self-supply the switcher. The V_{CC} capacitor has only a supply role and its value does not impact other parameters such as fault duration or the frequency sweep period for instance. As one can see in Figure 23, an internal active Zener diode, protects the switcher against lethal V_{CC} runaways. This situation can occur if the feedback loop optocoupler fails, for instance, and you would like to protect the converter against an over voltage event. In that case, the internal current increase incurred by the V_{CC} rapid growth triggers the over voltage protection (OVP) circuit and immediately stops the output pulses for 440 ms. Then a new startup attempt takes place to check whether the fault has disappeared or not. The OVP paragraph gives more design details on this particular section.

The V_{CC} capacitor can be calculated knowing a) the amount of energy that needs to be stored; b) the time it takes for the auxiliary voltage to appear, and; c) the current consumed by the controller at that time. For a better understanding, Figure 24 shows how the voltage evolves on the V_{CC} capacitor upon startup.




Figure 24. A typical startup sequence showing the V_{CC} capacitor voltage evolution versus time.


Suppose our power supply takes 10 ms ($t_{startup}$) to bring the output voltage to its target value. We know that the switcher consumption is around 2.0 mA (I_{CC1}). Therefore, we can calculate the amount of capacitance we need, to hold V_{CC} above 7.5 V at least for 10 ms while delivering 2.0 mA:


 $C \ge \frac{ICC1^{t}startup}{\Delta VCC}$ or, by replacing with the above values,

 $C \geq \frac{2m \cdot 10}{1} \frac{m}{2} \geq 20 \, \mu F$ then select a 33 μF for the V_{CC} capacitor.

Fault Condition – Short–Circuit on V_{CC}

In some fault situations, a short–circuit can purposely occur between V_{CC} and GND. In high line conditions ($V_{HV} = 370 V_{DC}$) the current delivered by the startup device will seriously increase the junction temperature. For instance, since IC1 equals 3.0 mA (the min corresponds to the highest T_J), the device would dissipate $370 \times 3 \text{ m} = 1.1 \text{ W}$. To avoid this situation, the controller includes a novel circuitry made of two startup levels, IC1 and IC2. At powerup, as long as V_{CC} is below a 1.3 V level, the source delivers IC1 (around 650 µA typical), then, when V_{CC} reaches 1.3 V, the source smoothly transitions to IC2 and delivers its nominal value. As a result, in case of short–circuit between V_{CC} and GND, the power dissipation will drop to $370 \times 650 \mu = 240 \text{ mW}$. Figure 25 portrays this particular behavior.





The first startup period is calculated by the formula $C \times V = I \times t$, which implies a 33 $\mu \times 1.3/650 \mu = 66$ ms startup time for the first sequence (t₁). The second sequence (t₂) is obtained by toggling the source to 4.0 mA with a delta V of VCC_{ON} – VCCth = 8.5 – 1.5 = 7.0 V, which finally leads to a second startup time of 7 × 33 $\mu/6.0$ m = 39 ms. The total startup time becomes 66 m + 39 m = 105 ms as a typical value. Please note that this calculation is approximated by the presence of the knee in the vicinity of the transition.

Fault Condition – Output Short-Circuit

As soon as V_{CC} reaches VCC_{ON}, drive pulses are internally enabled. If everything is correct, the auxiliary winding increases the voltage on the V_{CC} pin as the output voltage rises. During the start–sequence, the controller smoothly ramps up the peak current to Imax setting, e.g. Ipeak_HI, which is reached after a typical period of 1.0 ms. As soon as the peak current setpoint reaches its maximum (during the startup period but also anytime an overload occurs), an internal error flag is asserted, Ipflag, indicating that the system has reached its maximum current limit set point (Ip = Ip max). The assertion of this flag triggers a 55 ms counter. If at counter completion Ipflag remains asserted, all driving pulses are stopped and the part stays off during eight periods of 55 ms (440 ms). A new attempt to restart occurs and will last 55 ms providing the fault is still present. If the fault still affects the output, a safe burst mode is entered, affected by a low duty-cycle operation (11%). When the fault disappears, the power supply quickly resumes operation. Figure 26 depicts this particular mode.




Figure 26. In case of short-circuit or overload, the NCP1028 protects itself and the power supply via a low frequency burst mode. The V_{CC} is maintained by the current source and self-supplies the controller.

In Figure 26, one can see that the V_{CC} is still alive, testifying for a badly coupled power secondary and primary auxiliary windings. Some situations exist where an output short–circuit make the auxiliary winding collapse

before the timer completion. In this particular case, the Undervoltage Lock Out (UVLO) circuitry has the priority and safely cuts off all driving pulses. Figure 27 describes this variation.




Figure 27. The auxiliary winding collapses in presence of a short-circuit. Pulses are immediately stopped as V_{CC} crosses the minimum operating voltage, VCC_(min).

Fault Condition – Output Too Low

This particular mode of operation occurs when the feedback is ensured by a two-loop control imposing either constant output voltage (CV) or constant output current (CC), for instance in a battery charger. In CC mode, the output voltage falls down below the original target but the feedback loop is kept closed by the CC controller. For that

reason, the controller becomes un-able to detect a real output short-circuit since Ipflag will never be asserted. Due to a good winding coupling, the primary side auxiliary collapsing will ensure a proper fault detection via the UVLO internal circuit. Figure 28 depicts this operating way.




Figure 28. In this particular case, the output goes low but the timer is not started since the FB pin is still held by the optocoupler. Due to the UVLO circuit, the controller safely stops operation at $V_{CC} = VCC_{(min)}$.

Fault Condition – Low Input Voltage

The NCP1028 includes a brown-out circuitry able to protect the power supply in case of low input voltage conditions. Figure 29 shows how internally the NCP1028 monitors the voltage image of the bulk capacitor. Below a given level, the controller blocks the driving pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 29a, offers a way to observe the high-voltage (HV) rail. A resistive divider made of R_{upper} and R_{lower} , brings a portion of the HV rail on pin 3. Below the turn-on level, the 10 µA current source IBO is off. Therefore, the turn-on level solely depends on the division ratio brought by the resistive divider.




Figure 29a. The internal brown-out configuration with an offset current source.

Figure 29b. Simulation results for 100/70 ON/OFF levels.

Figure 29.

To the contrary, when the internal BO signal is high, the IBO source is activated and creates an hysteresis. As a result, it becomes possible to select the turn-on and turn-off levels via a few lines of algebra.

IBO is Off

$$V(+) = V_{bulk1} \times \frac{R_{lower}}{R_{lower} + R_{upper}}$$
(eq. 1)

IBO is On

$$V(+) = V_{bulk2} \times \frac{R_{lower}}{R_{lower} + R_{upper}} + IBO \times \left(\frac{R_{lower} \times R_{upper}}{R_{lower} + R_{upper}}\right)$$
(eq. 2)

We can now extract R_{lower} from Equation 1 and plug it into Equation 2, then solve for R_{upper} :

$$R_{upper} = R_{lower} \times \frac{V_{bulk1} - V_{BO}}{V_{BO}}$$
$$R_{lower} = V_{BO} \times \frac{V_{bulk1} - V_{bulk2}}{I_{BO} \times (V_{bulk1} - V_{BO})}$$

If we decide to turn-on our converter for Vbulk1 equals 100 V and turn it off for Vbulk2 equals 70 V, then we obtain: $R_{upper} = 3.0 M\Omega$

 $R_{lower} = 18 k\Omega$

The bridge power dissipation is $330^2/3.018$ Meg = 36 mW in nominal high-line operation. Figure 29b simulation result confirms our calculations.

Figure 30 describes signal variations during a brown-out condition. Please note that output pulses only reappear

when V_{CC} reaches $V_{CC(ON)}$, ensuring a clean startup sequence. As in fault mode conditions, the startup source is activated on and off and self–supplies the controller in a Dynamic Self–Supply (DSS) mode.




Figure 30. Signal Evolution During a Brown-Out Condition

Depending on input surge tests, it might be necessary to wire a filtering capacitor between BO and GND (close to the circuit) to avoid adversely triggering the internal latch (unless this is a wanted feature) when the pulse train appears.

Latchoff Protection

There are some situations where the converter shall be fully turned-off and stay latched. This can happen in the presence of a secondary overvoltage (the feedback loop is drifting) or when an overtemperature is detected. Secondary monitoring is usually implemented when the coupling between auxiliary and power windings does not lead to a precise primary detection. Due to the addition of a comparator on the BO pin, a simple external circuit can lift up this pin above VLATCH and permanently disable pulses. The V_{CC} needs to be cycled down below 3.5 V typically to reset the controller.




Figure 31. Adding a comparator on the BO pin offers a way to latch-off the controller.

In Figure 31, Q1 is blocked and does not bother the BO measurement as long as the NTC and the optocoupler are not activated. As soon as the secondary optocoupler senses an OVP condition, or the NTC reacts to a high ambient

temperature, Q1 base is brought to ground and the BO pin goes up, permanently latching off the controller. Figure 32 depicts the converter behavior in case of total latch-off.




Figure 32. If the BO pin is lifted up to VLATCH, the controller permanently latches off.

Designing the Auxiliary Winding

A NCP1028 internal arrangement clamps the voltage applied on the V_{CC} pin. It uses an active shunt circuitry as shown on Figure 33. Care must be taken to avoid injecting too much current when the clamp is activated. The insertion of a resistor (R_{limit}) between the auxiliary dc level and the V_{CC} pin is thus mandatory not to damage the internal 8.7 V zener diode during an overshoot for instance (absolute maximum current is 15 mA. Please note that there cannot be bad interaction between the clamping voltage of the internal zener and VCC_{ON} since this clamping voltage is actually built on top of VCC_{ON} with a fixed amount of offset (200 mV typical). R_{limit} should be carefully selected to avoid disturbing the V_{CC} in low / light load conditions. The below lines detail how to evaluate the R_{limit} value.

Self-supplying controllers in extremely low standby applications often puzzles the designer. Actually, if a SMPS operated at nominal load can deliver an auxiliary voltage of an arbitrary 16 V (V_{nom}), this voltage can drop below 10 V (V_{stby}) when entering standby. This is because the recurrence of the switching pulses expands so much that the low frequency re-fueling rate of the V_{CC} capacitor is not enough to keep a proper auxiliary voltage. Figure 34 portrays a typical scope shot of a SMPS entering deep standby (output un-loaded). Thus, care must be taken when

calculating R_{limit} not to drop too much voltage over it when entering standby. Otherwise, the converter will enter burst mode as it will sense an UVLO condition. Based on these recommendations, we are able to bound R_{limit} between two equations:

$$\frac{V_{nom}-V_{clamp}}{I_{CCmax}} \le R_{limit} \le \frac{V_{stby}-V_{CCON}}{I_{CC1}} \qquad (eq. 3)$$

Where:

V_{nom} is the auxiliary voltage at nominal load.

V_{stdby} is the auxiliary voltage when standby is entered.

 ICC_{max} is the maximum current you can inject in the pin without damaging the controller (15 mA).

ICC1 is the controller consumption. This number slightly decreases compared to ICC1 from the spec since the part in standby does almost not switch. It is around 1.0 mA for the 65 kHz version and 1.4 mA for the 100 kHz one.

 $VCC_{(min)}$ is the level above which the auxiliary voltage must be maintained to keep the controller away from the UVLO trip point. It is good to obtain around 8.0 V in order to offer an adequate design margin, e.g. to not reactivate the startup source (which is not a problem in itself if low standby power does not matter).




Figure 33. A more detailed view of the NCP1028 offers better insight on how to properly wire an auxiliary winding.

Since R_{limit} shall not bother the controller in standby, e.g. keep $V_{auxiliary}$ to around 8.0 V (as selected above), we purposely select a V_{nom} well above this value. As explained before, experience shows that a 40% decrease can be seen on auxiliary windings from nominal operation down to standby mode. Let's select a nominal auxiliary winding of 20 V to offer sufficient margin regarding 8.0 V when in standby (R_{limit} also drops voltage in standby...).

Plugging the values in Equation 3 gives the limits within which R_{limit} shall be selected:

$$\frac{20-8.7}{10 \text{ m}} \le \text{R}_{\text{limit}} \le \frac{12-8}{1 \text{ m}}, \text{ that is to say : } 1.3 \text{ k}\Omega < \text{R}_{\text{limit}} < 4 \text{ k}\Omega.$$

We purposely limited the injected current to 10 mA in order to include a safety margin.




Figure 34. The burst frequency becomes so low that it is difficult to keep an adequate level on the auxiliary V_{CC}.

Over Power Compensation

Over Power Compensation or Protection (OPP) represents a way to limit the effects of the propagation delay when the converter is supplied from its highest input voltage. The propagation delay naturally extends the power capability of any current–limited converter. Figure 35 explains why. The main parameter is the *on* slope, that is to say, the pace at which the inductor current grows–up when the power switch closes. For a flyback controller, the slope is given by:

$$S_{\text{on}} = \frac{V_{\text{in}}}{L_{\text{p}}} \qquad (\text{eq. 4})$$

where L_p is the transformer magnetizing/primary inductance and V_{in} , the input voltage.




Figure 35. Internal logic blocks take a certain amount of time before shutting off the driving pulses in presence of an overcurrent event.

As the internal logic takes some time to react, the switch gate shutdown does not immediately occur when the maximum power limit is detected (just before activating the overload protection circuit). Clearly speaking, it can take up to 100 ns for the NCP1028 current sense comparator to propagate through the various logical gates before reaching the power switch and finally shutting it off. This is the well-known propagation delay noted t_{prop} . Unfortunately, during this time, the current keeps growing as Figure 35 depicts. The peak current will therefore be troubled by this propagation delay. The formula to obtain the final value is simply:

$$I_{peak, final} = \frac{V_{in}}{L_p} t_{prop} + I_{peak, max}$$
 (eq. 5)

At low line, S_{on} is relatively low and does not bother the final peak value. The situation differs at high line and induces a higher peak current. Therefore, the power supply output power capability increases with the input voltage. Let us a take a look at a simple example. Suppose the peak current is 700 mA:

$$L_{p} = 1.0 \text{ mH}$$

V_{in} lowline = 100 Vdc
V_{in} highline = 350 Vdc
I_{peak,max} = 700 mA
t_{prop} = 100 ns

$$P_{out} = \frac{1}{2}I_{peak}^{2}$$
, final FSWLp η (eq. 6)

Where: F_{sw} is the switching frequency and η the efficiency. Usually η is bigger in high line conditions than in low line conditions. This formula is valid for a Discontinuous Conduction Mode flyback.

From Equation 5, we can calculate the final peak current in both conditions:

 $I_{peak,final} = (100/1m) \times 100n + 700m = 710 \text{ mA at low line.}$

 $I_{peak,final} = (350/1m) \times 100n + 700m = 735 \text{ mA at high line.}$

From Equation 6, we can have an idea of the maximum output power capability again, in both conditions with respective low and high line efficiency numbers of 78% and 82% for instance:

$$\begin{split} P_{\text{out,lowline}} &= 0.5 \ \times \ 0.71^2 \ \times \ 1m \ \times \ 65k \ \times \ 0.78 = 12.8 \ W \\ P_{\text{out,highline}} &= 0.5 \ \times \ 0.735^2 \ \times \ 1m \ \times \ 65k \ \times \ 0.82 = 14.4 \ W \end{split}$$

This difference might not be seen as a problem, but some design specifications impose stringent conditions on the maximum output current capability, regardless the line input. Hence the need for an OPP input...


Since we want to limit the power to 12.8 W at high line, let us calculate the needed peak current:


From equation 6: $I_{peak} = \sqrt{\frac{2P_{out}}{F_{SW}L_p\eta}} = 693 \text{ mA to}$

deliver 12.8 W at high line.

Compared to our 735 mA, we need to decrease the setpoint by 6% roughly when V_{in} equals 350 Vdc.

The NCP1028 hosts a special circuitry looking at the couple voltage/current present on pin 7. Figure 36 shows how to arrange components around the controller to obtain Over Power Protection.





First, you need to know the required injected current and the voltage across pin 7 to start activating OPP. Experiments consist in wiring Figure 36 circuit and running the power supply in conditions where it must shut down (e.g. highest input voltage and maximum output current per specification). For this, R_{OPPL} can be put to 10 k Ω and R_{OPPU} made of a series string of 4 × 1.0 M Ω resistors plus a 10-turn 1.0 M Ω potentiometer set at its maximum value. An amp-meter is inserted in series with pin 7 and a volt-meter monitors its voltage with respect to ground. Once the power supply is powered, slowly rotate the potentiometer and observe both voltage and current going up at pin 7. At a certain time, as voltage and current increase, the controller will shut down the power supply. The current at this time is the one we are looking for. Suppose these experiments lead to 80 µA with a pin 7 activation voltage of 2.45 V. Final resistor equations are:

VbulkH = 375 Vdc	; the maximum voltage at which OPP
	must shut down the controller
$V_{bulkL} = 200 Vdc$; the minimum voltage below which
	OPP is not activated
$I_{OPP} = 80 \ \mu A$; the current in pin 7
$V_{\rm f} = 2.45 \ {\rm V}$; the voltage of pin 7 at the above
	condition
Roppl =	$\frac{V_{bulkH} - V_{bulkL}}{IOPP(V_{bulkI} - V_{f})} V_{f} = 27 \text{ k}\Omega (eq. 7)$

$$ROPPH = ROPPL \frac{VbulkL-Vf}{Vf} = 2.2 M\Omega \quad (eq. 8)$$

If the OPP feature is not needed for some designs, it is possible to ground it via a copper wire to the adjacent ground pin. This can help to develop a larger copper area in an application where the thermal resistance is an important parameter.

Ramp Compensation

When operating in Continuous Conduction Mode (CCM), current-mode power supplies can exhibit so-called sub-harmonic oscillations. To cure this problem, the designer must inject ramp compensation. The ramp can either be added to the current sense information or directly subtracted from the feedback signal. Figure 37 details the internal arrangement of the ramp compensation circuitry.




Figure 37. The Internal Feedback Chain and the Ramp Compensation Network

The principle consists in selecting the RR resistor, connected from pin 2 to ground, to impose a current I_{RR} in the transistor collector.






Figure 38. Maximum Peak Current Setpoint Variations versus Ramp Compensation

The equation to get the right compensation level is the following:

$$RR = \frac{V_p 2.75 \text{ k}}{S_a @T_{SW}}$$
 (eq. 9)

where Vp, the total voltage swing, equals 2.75 V.


Application example:

Suppose we have the following flyback specifications:

Vout = 5.0 V output voltage

Vf = 1.0 V

secondary diode forward drop @ Iout nominal



Lp = 3.8 mH primary inductance

We can calculate the *off* slope, the one actually needed to evaluate S_a , by reflecting the output voltage over the primary inductance. The slope is projected over a complete switching period. Here, we use a 65 kHz part.

$$S_{off} = \frac{V_{out} + V_f}{NL_p} T_{SW} = \frac{6 \times 15u}{0.052 \times 3.8m} = 455 \text{ mA}/15 \,\mu\text{s}$$
(eq. 10)

Due to the internal sense arrangement, this current slope will become a voltage slope having a value of:

 $S'_{off} = 455m \times 0.375 = 170 \text{ mV}/15 \,\mu s$ (eq. 11)

If we chose 50% of this downslope, then the final compensation ramp will present a slope of:

$$S_a = \frac{170m}{2} = 85 \text{ mV}/15 \ \mu s$$
 (eq. 12)

We then have:

$$RR = \frac{Vp^{2.75 \text{ k}}}{S_a@T_{SW}} = \frac{2.75 \times 2.75 \text{k}}{85 \text{m}} = 89 \text{ k}\Omega \quad (\text{eq. 13})$$

In the above calculations, the internal ESD resistor has purposely been omitted to avoid bringing in another variable. In case no ramp compensation is required, pin 2 must be tied to V_{CC} , the adjacent pin.

Soft-Start

The NCP1028 features a 1.0 ms soft-start, which reduces the power-on stress, but also contributes to lower the output overshoot. Figure 39 shows a typical operating waveform. The NCP1028 features a novel patented structure which offers a better soft-start ramp, almost ignoring the startup pedestal inherent to traditional current-mode supplies.




Figure 39. 1.0 ms Soft-Start Sequence

Jittering

Frequency jittering is a method used to soften the EMI signature by spreading the energy in the vicinity of the main switching component. The NCP1028 offers a $\pm 6\%$ deviation of the nominal switching frequency. The sweep

sawtooth is internally generated and modulates the clock up and down with a fixed frequency of 300 Hz. Figure 40 shows the relationship between the jitter ramp and the frequency deviation. It is not possible to externally disable the jitter.




Figure 40. Modulation Effects on the Clock Signal by the Jittering Sawtooth

Skip-Cycle

Skip cycle offers an efficient way to reduce the standby power by skipping unwanted cycles at light loads. However, the recurrent frequency in skip often enters the audible range and a high peak current obviously generates acoustic noise in the transformer. The noise takes its origins in the resonance of the transformer mechanical structure which is excited by the skipping pulses. A possible solution, successfully implemented in the NCP1200 series, also authorizes skip cycle but only when the power demand as dropped below a given level. This is what Figure 41 shows, as implemented on the NCP1028.




Figure 41. Low Peak Current Skip Cycle Guarantees Noise-Free Operation

5.0 V/3.0 A Universal Mains Power Supply

Due to its low $R_{DS(on)}$, the NCP1028 can be used in universal mains SMPS up to 15 W of continuous power, provided that the chip power dissipation is well under control. That is to say that average power calculations and measurements have been carried and correlated. The design of an SMPS around a monolithic device does not differ from that of a standard circuit using a controller and a MOSFET. However, one needs to be aware of certain characteristics specific of monolithic devices. Let us follow the steps:




Figure 42. The reflected voltage shall always be greater than the minimum input voltage to avoid the forward biasing of the MOSFET body-diode.

As a result, the Flyback voltage which is reflected on the drain at the switch opening cannot be larger than the input voltage. When selecting components, you thus must adopt a turn ratio which adheres to the following equation: $N(V_{out} + V_f) < V_{in, min} < V_{in min}$ (eq. 14). In our case, since we operate from a 120 V DC rail while delivering 5.0 V, we can select a reflected voltage of 110 V DC maximum: 120–110 > 0. Therefore, the turn ratio Np:Ns must be smaller than $\frac{V_{in}}{V_{out} + V_f} = \frac{110}{5 + 1} = 18.3$ or Np : Ns < 19. We will see later on how it affects the calculation.

2. Lateral MOSFETs have a poorly doped body-diode which naturally limits their ability to sustain the avalanche. A traditional RCD clamping network shall thus be installed to protect the MOSFET. In some low power applications, a simple capacitor can also be used since Vdrain max = $V_{in} + N (V_{out} + V_{f})$

+ lpeak $\sqrt{\frac{L_f}{C_{tot}}}$ (eq. 15), where L_f is the leakage inductance, C_{tot} the total capacitance at the drain

node (which is increased by the capacitor you will wire between drain and source), N the Np:Ns

 $V_{in} \min = 120 \text{ Vdc}$ $V_{in} \max = 375 \text{ Vdc}$ $V_{out} = 5.0 \text{ V}$ $V_{out} = 15 \text{ W}$

Operating mode is CCM

 $\eta = 0.8$

1. The lateral MOSFET body–diode shall never be forward biased, either during startup (because of a large leakage inductance) or in normal operation as shown by Figure 42. This condition sets the maximum voltage that can be reflected during t_{off} .




Figure 43. Primary Inductance Current Evolution in CCM

turn ratio, V_{out} the output voltage, V_f the secondary diode forward drop and finally, I_{peak} the maximum peak current. Worse case occurs when the SMPS is very close to regulation, e.g. the V_{out} target is almost reached and I_{peak} is still pushed to the maximum. For this design, we have selected our maximum voltage around 650 V (at $V_{in} = 375$ Vdc). This voltage is given by the *RCD* clamp installed from the drain to the bulk voltage. We will see how to calculate it later on.

3. Calculate the maximum operating duty-cycle for this flyback converter operated in CCM:

$$d_{\text{max}} = \frac{\text{NV}_{\text{out}}}{\text{NV}_{\text{out}} + \text{Vin,min}} = \frac{1}{1 + \frac{\text{Vin,min}}{\text{NV}_{\text{out}}}} = 0.49 \quad (\text{eq. 16})$$

4. To obtain the primary inductance, we have the choice between two equations:

$$L = \frac{(V_{in}d)^2}{f_{SW}KP_{in}} \quad (eq. 17) \text{ , where } K = \frac{\Delta I_L}{I_1} \text{ and}$$
defines the amount of ripple we want in CCM (see Figure 43).

• *Small K:* deep CCM, implying a large primary inductance, a low bandwidth and a large leakage inductance.

• *Large K:* approaching BCM where the rms losses are the worse, but smaller inductance, leading to a better leakage inductance.

From Equation 16, a K factor of 0.8 (40% ripple), gives an inductance of:

$$L = \frac{(120 \times 0.49)^2}{60k \times 0.8 \times 18.75} = 3.8 \text{ mH}$$

 $\Delta I_L = \frac{V_{in}d}{LF_{SW}} = \frac{120 \times 0.49}{3.8m \times 60k} = 258 \text{ mA peak} - \text{to} - \text{peak}$

The peak current can be evaluated to be:

$$I_{\text{peak}} = \frac{I_{\text{avg}}}{d} + \frac{\Delta I_{\text{L}}}{2} = I_{\text{peak}} = \frac{156\text{m}}{0.49} + \frac{\Delta I_{\text{L}}}{2} = 447 \text{ mA}$$

In Figure 43, I_1 can also be calculated:

$$I_1 = I_{\text{peak}} - \frac{\Delta I_L}{2} = 0.447 - 0.129 = 318 \text{ mA}$$

5. Based on the above numbers, we can now evaluate the conduction losses:

$$\begin{split} I_{d,\,rms} &= I_1 \sqrt{d} \sqrt{1 + \frac{1}{3} \left(\frac{\Delta I_L}{2I_1} \right)^2} = 0.318 \times 0.7 \times \\ \sqrt{1 + \frac{1}{3} \left(\frac{0.258}{2 \times 0.318} \right)^2} = 228 \text{ mA rms} \end{split}$$

If we take the maximum $R_{DS(on)}$ for a 120°C junction temperature, i.e. 11 Ω , then conduction losses worse case are:

6. Off-time and on-time switching losses can be estimated based on the following calculations:

$$\mathsf{P}_{\mathsf{off}} = \frac{\mathsf{I}_{\mathsf{peak}}\mathsf{Vdst_{off}}}{\mathsf{6T}_{\mathsf{SW}}} = \frac{0.447 \times \mathsf{650} \times 40\mathsf{n}}{\mathsf{6} \times 15\mathsf{u}} = 130 \ \mathsf{mW} \tag{eq. 18}$$

$$P_{on} = \frac{I_{peak}N(V_{out} + V_{f})t_{on}}{6T_{SW}}$$

$$= \frac{0.447 \times 114 \times 40n}{6 \times 15u} = 22 \text{ mW}$$
(eq. 19)

The theoretical total power is then 0.571 + 0.13 + 0.022= 723 mW.

7. The ramp compensation will be calculated as suggested by Equation 13 giving a resistor of 78 k Ω or 82 k Ω for the normalized value.

Power Switch Circuit Protection

As in any Flyback design, it is important to limit the drain excursion to a safe value, e.g. below the power switch circuit BVdss which is 700 V. Figures 44a, b, c present possible implementations:




Figure 44. Different Options to Clamp the Leakage Spike

Figure 44a: The simple capacitor limits the voltage according to Equation 14. This option is only valid for low power applications, e.g. below 5.0 W, otherwise chances exist to destroy the MOSFET. After evaluating the leakage inductance, you can compute C with Equation 15. Typical values are between 100 pF and up to 470 pF. Large capacitors increase capacitive losses...

Figure 44b: The most standard circuitry called the RCD network. You calculate R_{clamp} and C_{clamp} using the following formulae:

$$R_{clamp} = \frac{2V_{clamp}(V_{clamp} - (V_{out} + V_{f}) N)}{L_{peak}l^{2}_{peak} FSW} \quad (eq. 20)$$

$$C_{clamp} = \frac{V_{clamp}}{V_{ripple}FSWR_{clamp}}$$
(eq. 21)

 $_{clamp}$ is usually selected 50–80 V above the reflected value N \times (V_{out} + V_f). The diode needs to be a fast one and an MUR160 represents a good choice. One major drawback of the RCD network lies in its dependency upon the peak current. Worse case occurs when I_{peak} and V_{in} are maximum and V_{out} is close to reach the steady–state value.

Figure 44c: This option is probably the most expensive of all three but it offers the best protection degree. If you need a very precise clamping level, you must implement a Zener diode or a TVS. There are little technology differences behind a standard Zener diode and a TVS. However, the die area is far bigger for a transient suppressor than that of Zener. A 5.0 W Zener diode, like the 1N5388B, will accept 180 W peak power if it lasts less than 8.3 ms. If the peak current in the worse case (e.g. when the PWM circuit maximum current limit works) multiplied by the nominal Zener voltage exceeds these 180 W, then the diode will be destroyed when the supply experiences overloads. A transient suppressor like the P6KE200 still dissipates 5.0 W of continuous power, but is able to accept surges up to 600 W @ 1.0 ms. Select the Zener or TVS clamping level between 40 to 80 V above the reflected output voltage when the supply is heavily loaded.

Power Dissipation and Heatsinking

The NCP1028 hosting a power switch circuit and a controller, it is mandatory to properly manage the heat generated by losses. If no precaution is taken, risks exist to trigger the internal thermal shutdown (TSD). To help dissipating the heat, the PCB designer must foresee large copper areas around the PDI7 package. When surrounded by a surface greater than 1.0 cm² of 35 µm copper, it becomes possible to drop the thermal resistance junction-to-ambient, $R_{\theta JA}$ down to 75°C/W and thus dissipate more power. The maximum power the device can thus evacuate is: $P_{max} = \frac{T_j \max - T_{amb} \max}{R_{\theta} JA}$ (eq. 22) which gives around 930 mW for an ambient of 50°C and a maximum junction of 120°C. The losses inherent to the switch circuit R_{DS(on)} can be theoretically evaluated, but the final prototype evaluation must include board measurements to confirm that the junction temperature stays within safe limits. Figure 45 gives a possible layout to help dropping the thermal resistance. When measured on a 70 µm (2 oz.) copper thickness PCB, we obtained a thermal resistance of 75°C/W.




Figure 45. A possible PCB arrangement to reduce the thermal resistance junction-to-ambient.

When routing the printed circuit, it is important to keep high impedance line very short, like the brown-out signal and the OPP input if used.

Application Diagram

Figure 46 displays the final application schematic. The output uses a TLV431 whose low bias current represents an advantage for low standby power switch mode supplies. The secondary side features an additional LC filter needed

to remove unwanted spikes, although less problematic than in DCM operation. On the primary side, a resistive network senses the input bulk voltage and prevents the controller from turning on for input voltages below 100 Vdc. The auxiliary winding delivers 20 V nominal and thus offers comfortable margin when the converter enters standby. As we do not use any OPP, pin 7 goes to ground and offers extended possibility to layout more copper area.





Figure 46. 5.0 V-3.0 A Universal Mains Power Supply

Transformer Specifications:

Vout = 5.0 V/3.0 A Vaux = 20 V/10 mA Lp = 3.8 mH Ip, rms = 280 mA Ip, max = 800 mA Isec, rms = 5.0 A Fsw = 65 kHz Np:Nsec = 1 : 0.052 Np:Naux = 1 : 0.208

PACKAGE DIMENSIONS

8-LEAD PDIP **P SUFFIX** CASE 626A-01 **ISSUE O**



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: MILLIMETER. 2 3.
- PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 5. DIMENSIONS A AND B ARE DATUMS.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.40	10.16	0.370	0.400	
В	6.10	6.60	0.240	0.260	
С	3.94	4.45	0.155	0.175	
D	0.38	0.51	0.015	0.020	
F	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100	BSC	
Н	0.76	1.27	0.030	0.050	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62	7.62 BSC		BSC	
М		10°		10°	
Ν	0.76	1.01	0.030	0.040	

The product described herein (NCP1028), may be covered by one or more of the following U.S. patents: 5,418,410; 5,477,175; 6,271,735; 6,362,067; 6,385,060; 6,429,709; 6,448,625; 6,492,679; 6,597,221; 6,633,193; 6,919,598; 6,940,320. There may be other patents pending.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative