

---

**MSM7602**

---

**Echo Canceler**

---

**GENERAL DESCRIPTION**

The MSM7602 is an improved version of the MSM7520 with the same basic configuration. The MSM7602 uses a 19.2 MHz clock frequency to meet PHS, the 3 V power supply (2.7 V to 5.5 V), and compact packaging. Also, this device adds the howling detector control pins and main clock output pins. (See the Appendix)

The MSM7602 is a low-power CMOS IC device for canceling echo (in an acoustic system or telephone line) generated in a speech path.

Echo is canceled, in digital signal processing, by estimating the echo path and generating a pseudo echo signal.

When used as an acoustic echo canceler, the device cancels the acoustic echo between the loud speaker and the microphone which occurs during hands free communication such as with a cellular phone or a conference system phone.

When used as a line echo canceler, the device cancels the line echo caused by impedance mismatching in a hybrid.

In addition, the MSM7602 makes possible a quality conversation by controlling the noise level and preventing howling with howling detector, double talk detector, attenuation function, and a gain control function. The device also controls the low level noise with a center clipping function.


Further, the MSM7602 I/O interface supports  $\mu$ -law PCM. The use of a single chip CODEC, such as the MSM7566/7704 (3 V) or MSM7543/7533 (5 V), allows an economic and efficient echo canceler configuration.

**FEATURES**


- Handles both acoustic echoes and telephone line echoes.
- Cancelable echo delay time:
  - MSM7602-001 ..... For a single chip: 23 ms (max.)
  - MSM7602-011 ..... For a cascade connection (can also be used for a single chip)
    - Master chip: 23 ms (max.)
    - Slave chip: 31 ms (max.)
    - Cancelable up to 209 ms (1 master plus 6 slaves)
    - For a single chip: 23 ms (max.)
- Echo attenuation : 30 dB (typ.)
- Clock frequency : 19.2 MHz
  - External input and internal oscillator circuit are provided.
- Power supply voltage : 2.7 V to 5.5 V
- Package options:
 

|                     |                       |                                   |
|---------------------|-----------------------|-----------------------------------|
| 28-pin plastic SSOP | (SSOP28-P-485-0.65-K) | (Product name : MSM7602-001GS-K)  |
| 56-pin plastic QFP  | (QFP56-P-910-0.65-2K) | (Product name : MSM7602-011GS-2K) |

**BLOCK DIAGRAM**  
**MSM7602-001 (Single chip only)**




**MSM7602-011 (Cascade connection or single chip)**




\* If the MSM7602-011 is used in the slave mode, only the diagonally hatched blocks and the pins marked with \* are used.

**PIN CONFIGURATION (TOP VIEW)**



**28-Pin Plastic SSOP**

| Pin | Symbol                   | Pin | Symbol          | Pin | Symbol                    | Pin | Symbol                  |
|-----|--------------------------|-----|-----------------|-----|---------------------------|-----|-------------------------|
| 1   | NLP                      | 8   | SIN             | 15  | V <sub>SS</sub>           | 22  | SYNCO                   |
| 2   | HCL                      | 9   | RIN             | 16  | HD                        | 23  | SCKO                    |
| 3   | ADP                      | 10  | SCK             | 17  | X1/CLKIN                  | 24  | $\overline{\text{RST}}$ |
| 4   | V <sub>DD</sub>          | 11  | SYNC            | 18  | X2                        | 25  | WDT                     |
| 5   | ATT                      | 12  | SOUT            | 19  | V <sub>DD</sub>           | 26  | GC                      |
| 6   | $\overline{\text{INT}}$  | 13  | ROUT            | 20  | $\overline{\text{PWDWN}}$ | 27  | V <sub>DD</sub>         |
| 7   | $\overline{\text{IRLD}}$ | 14  | V <sub>SS</sub> | 21  | V <sub>SS</sub>           | 28  | MCKO                    |



56-Pin Plastic QFP

| Pin | Symbol            | Pin | Symbol          | Pin | Symbol             | Pin | Symbol           |
|-----|-------------------|-----|-----------------|-----|--------------------|-----|------------------|
| 1   | NLP               | 15  | PD0             | 29  | PD12               | 43  | *                |
| 2   | HCL               | 16  | PD1             | 30  | PD13               | 44  | PD14             |
| 3   | ADP               | 17  | PD2             | 31  | X1/CLKIN           | 45  | PD15             |
| 4   | MS                | 18  | PD3             | 32  | X2                 | 46  | MCKO             |
| 5   | ATT               | 19  | PD4             | 33  | V <sub>DD</sub>    | 47  | $\overline{SF2}$ |
| 6   | $\overline{INT}$  | 20  | PD5             | 34  | $\overline{PWDWN}$ | 48  | $\overline{OF1}$ |
| 7   | $\overline{IRLD}$ | 21  | V <sub>SS</sub> | 35  | V <sub>SS</sub>    | 49  | V <sub>SS</sub>  |
| 8   | SIN               | 22  | PD6             | 36  | SYNCO              | 50  | *                |
| 9   | RIN               | 23  | PD7             | 37  | SCKO               | 51  | V <sub>SS</sub>  |
| 10  | SCK               | 24  | PD8             | 38  | $\overline{RST}$   | 52  | $\overline{SF1}$ |
| 11  | SYNC              | 25  | PD9             | 39  | WDT                | 53  | $\overline{OF2}$ |
| 12  | SOUT              | 26  | PD10            | 40  | GC                 | 54  | V <sub>DD</sub>  |
| 13  | ROUT              | 27  | PD11            | 41  | V <sub>DD</sub>    | 55  | V <sub>DD</sub>  |
| 14  | V <sub>SS</sub>   | 28  | HD              | 42  | V <sub>DD</sub>    | 56  | *                |

\*: No connect pin

**PIN DESCRIPTIONS (1/5)**

| Pin         |            | Symbol | Type | Description  |
|-------------|------------|--------|------|--|
| 28-pin SSOP | 56-pin QFP |        |      |  |
| 1           | 1          | NLP    | I    | <p>Control pin for the center clipping function.</p> <p>This pin forces the SOUT output to a minimum value when the SOUT signal is below -54 dBm0. Effective for reducing low-level noise.</p> <ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>"H": Center clip ON<br/>"L": Center clip OFF</li> <li>• Slave Chip in a Cascade Connection<br/>Fixed at "L"</li> </ul> <p>This input signal is loaded in synchronization with the falling edge of the <math>\overline{\text{INT}}</math> signal or the rising edge of the <math>\overline{\text{RST}}</math> signal.</p>  |
| 2           | 2          | HCL    | I    | <p>Through mode control.</p> <p>When this pin is in the through mode, RIN and SIN data is output to ROUT and SOUT. At the same time, the coefficient of the adaptive FIR filter is cleared.</p> <ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>"H": Through mode<br/>"L": Normal mode (echo canceler operates)</li> <li>• Slave Chip in a Cascade Connection<br/>Same as master</li> </ul> <p>This input signal is loaded in synchronization with the falling edge of the <math>\overline{\text{INT}}</math> signal or the rising edge of the <math>\overline{\text{RST}}</math> signal.</p>  |
| 3           | 3          | ADP    | I    | <p>AFF coefficient control.</p> <p>This pin stops updating of the adaptive FIR filter (AFF) coefficient and sets the coefficient to a fixed value, when this pin is configured to be the coefficient fix mode.</p> <p>This pin is used when holding the AFF coefficient which has been once converged.</p> <ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>"H": Coefficient fix mode<br/>"L": Normal mode (coefficient update)</li> <li>• Slave Chip in a Cascade Connection<br/>Fixed at "L"</li> </ul> <p>This input signal is loaded in synchronization with the falling edge of the <math>\overline{\text{INT}}</math> signal or the rising edge of the <math>\overline{\text{RST}}</math> signal.</p> |
| —           | 4          | MS     | I    | <p>Select signal.</p> <p>This pin selects between the master chip and slave chip when used in a cascade connection.</p> <ul style="list-style-type: none"> <li>"L": Single chip or master chip</li> <li>"H": Slave chip</li> </ul>   |

(2/5)

| Pin         |            | Symbol                   | Type | Description   |
|-------------|------------|--------------------------|------|---|
| 28-pin SSOP | 56-pin QFP |                          |      |   |
| 5           | 5          | ATT                      | I    | <p>Control for the ATT function.</p> <p>This pin prevents howling by attenuators (ATT) for the RIN input and SOUT output.</p> <p>If there is input only to RIN, the ATT for the SOUT output is activated.</p> <p>If there is no input to SIN, or if there is input to both SIN and RIN, the ATT for the RIN input is activated.</p> <p>Either the ATT for the RIN output or the ATT for the SOUT is always activated in all cases, and the attenuation of ATT is 6 dB.</p> <ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>"H": ATT OFF<br/>"L": ATT ON<br/>"L" is recommended if performing echo cancellation.</li> <li>• Slave Chip in a Cascade Connection<br/>Fixed at "L"</li> </ul> <p>This input signal is loaded in synchronization with the falling edge of the <math>\overline{\text{INT}}</math> signal or the rising edge of the <math>\overline{\text{RST}}</math> signal.</p> |
| 6           | 6          | $\overline{\text{INT}}$  | I    | <p>Interrupt signal which starts 1 cycle (8 kHz) of the signal processing. Signal processing starts when "H"-to-"L" transition is detected.</p> <ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>Connect the <math>\overline{\text{IRLD}}</math> pin.</li> <li>• Slave Chip in a Cascade Connection<br/>Connect the <math>\overline{\text{IRLD}}</math> pin of the master chip.</li> </ul> <p><math>\overline{\text{INT}}</math> input is invalid for 100 <math>\mu\text{s}</math> after reset due to initialization. Refer to the control pin connection example.</p>   |
| 7           | 7          | $\overline{\text{IRLD}}$ | O    | <p>Load detection signal output when the SIN and RIN serial input data is loaded in the internal registers.</p> <ul style="list-style-type: none"> <li>• Single Chip<br/>Connect to the <math>\overline{\text{INT}}</math> pin.</li> <li>• Master Chip in a Cascade Connection<br/>Connect to the <math>\overline{\text{INT}}</math> pin of the master chip and all the slave chips.</li> <li>• Slave Chip in a Cascade Connection Leave open.</li> </ul> <p>Refer to the control pin connection example.</p>   |
| 8           | 8          | SIN                      | I    | <p>Transmit serial data.</p> <p>Input the PCM signal synchronized to SYNC and SCK. Data is read in at the falling edge of SCK.</p>  |
| 9           | 9          | RIN                      | I    | <p>Receive serial data.</p> <p>Input the PCM signal synchronized to SYNC and SCK. Data is read at the falling edge of SCK.</p>  |
| 10          | 10         | SCK                      | I    | <p>Clock input for transmit/receive serial data.</p> <p>This pin uses the external SCK or the SCKO.</p> <p>Input the PCM CODEC transmit/receive clock (64 to 2048 kHz).</p>   |

(3/5)

| Pin            |               | Symbol   | Type | Description  |
|----------------|---------------|----------|------|--|
| 28-pin<br>SSOP | 56-pin<br>QFP |          |      |  |
| 11             | 11            | SYNC     | I    | Sync signal for transmit/receive serial data.<br>This pin uses the external SYNC or SYNCO.<br>Input the PCM CODEC transmit/receive sync signal (8 kHz).  |
| 12             | 12            | SOUT     | O    | Transmit serial data.<br>Outputs the PCM signal synchronized to SYNC and SCK.<br>This pin is in a high impedance state during no data output.  |
| 13             | 13            | ROUT     | O    | Receive serial data.<br>Outputs the PCM signal synchronized to SYNC and SCK.<br>This pin is in a high impedance state during no data output.   |
| —              | 15            | PD0      | I/O  | This is the bidirectional bus pin for parallel data transfer between the master chip and slave chip when used in a cascade connection.<br>The PD15 pin corresponds to MSB.<br>This pin is in a high impedance state during no data output. Data is loaded in at the falling edge of $\overline{SFx}$ .   |
| —              | 20            | PD5      |      |  |
| —              | 22            | PD6      |      |  |
| —              | 27            | PD11     |      |  |
| —              | 29            | PD12     |      |  |
| —              | 30            | PD13     |      |  |
| —              | 44            | PD14     |      |  |
| —              | 45            | PD15     |      |  |
| 16             | 28            | HD       | I    | Controls the howling detect function. This pin detects and cancels a howling generated during hand-free talking for acoustic system.<br>This function is used to cancel acoustic echoes.<br><ul style="list-style-type: none"> <li>• Single Chip or Master Chip in a Cascade Connection<br/>"L": Howling detector ON<br/>"H": Howling detector OFF</li> <li>• Slave Chip in a Cascade Connection<br/>Fixed at "L"</li> </ul> |
| 17             | 31            | X1/CLKIN | I    | External input for the basic clock (17.5 to 20 MHz) or for the crystal oscillator.<br>When the internal sync signal (SYNCO, SCKO) is used, input the basic clock of 19.2 MHz.  |
| 18             | 32            | X2       | O    | Crystal oscillator output.<br>Used to configure the oscillation circuit.<br>Refer to the internal clock generator circuit example.<br>When inputting the basic clock externally, insert a 5 pF capacitor with excellent high frequency characteristics between X2 and GND.   |

(4/5)

| Pin            |               | Symbol                    | Type | Description   |
|----------------|---------------|---------------------------|------|---|
| 28-pin<br>SSOP | 56-pin<br>QFP |                           |      |   |
| 20             | 34            | $\overline{\text{PWDWN}}$ | I    | Power-down mode control when powered down.<br>"L": Power-down mode<br>"H": Normal operation mode<br>During power-down mode, all input pins are disabled and output pins are in the following states :<br>High impedance : SOUT, ROUT, PD0 to 15<br>"L": SYNCO, SCKO, MCKO<br>"H": $\overline{\text{OF1}}$ , $\overline{\text{OF2}}$ , X2<br>Holds the last state : WDT, $\overline{\text{IRLD}}$<br>Reset after the power-down mode is released.  |
| 22             | 36            | SYNCO                     | O    | 8 kHz sync signal for the PCM CODEC.<br>Connect to the SYNC pin and the PCMCODEC transmit/receive sync pin.<br>Leave it open if using an external SYNC.   |
| 23             | 37            | SCKO                      | O    | Transmit clock signal (256 kHz) for the PCM CODEC.<br>Connect to the SCK pin and the PCM CODEC transmit/receive clock pin.<br>Leave it open if using an external SCK.   |
| 24             | 38            | $\overline{\text{RST}}$   | I    | Reset signal.<br>"L": Reset mode<br>"H": Normal operation mode<br>Due to initialization, input signals are disabled for 100 $\mu\text{s}$ after reset (after $\overline{\text{RST}}$ is returned from L to H).<br>Input the basic clock during the reset.<br>Output pins during the reset are in the following states :<br>High impedance: SOUT, ROUT, PD0 to 15<br>"L": WDT<br>"H": $\overline{\text{OF1}}$ , $\overline{\text{OF2}}$<br>Not affected: X2, SYNCO, SCKO, $\overline{\text{IRLD}}$ , MCKO  |
| 25             | 39            | WDT                       | O    | Test program end signal.<br>This signal is output when the one cycle (8kHz) of processing is completed.<br>Leave it open.   |
| 26             | 40            | GC                        | I    | Input signal by which the gain controller for the RIN input is controlled and the RIN input level is controlled and howling is prevented.<br>The gain controller adjusts the RIN input level when it is $-20$ dBm0 or above. RIN input levels from $-20$ to $-11.5$ dBm0 will be suppressed to $-20$ dBm0 in the attenuation range from 0 to 8.5 dB.<br>RIN input levels above $-11.5$ dBm0 will always be attenuated by 8.5 dB.<br>• Single Chip or Master Chip in a Cascade Connection<br>"H": Gain control ON<br>"L": Gain control OFF<br>"H" is recommended for echo cancellation.<br>• Slave Chip in a Cascade Connection<br>Fixed at "L"<br>This pin is loaded in synchronization with the falling edge of the $\overline{\text{INT}}$ signal or the rising edge of $\overline{\text{RST}}$ . |



(5/5)

| Pin            |               | Symbol           | Type | Description   |
|----------------|---------------|------------------|------|---|
| 28-pin<br>SSOP | 56-pin<br>QFP |                  |      |   |
| 28             | 46            | MCKO             | 0    | Basic clock (19.2 MHz).   |
| —              | 47            | $\overline{SF2}$ | 1    | Parallel data transfer flag.<br><ul style="list-style-type: none"> <li>• Single Chip<br/>Fixed at "H"</li> <li>• Master Chip in a Cascade Connection<br/>Fixed at "H"</li> <li>• Slave Chip in a Cascade Connection<br/>Connect <math>\overline{OF2}</math> of the master chip to the 1st stage slave chip.<br/>Connect <math>\overline{OF1}</math> of the previous stage slave chip to the 2nd and later stage slave chips.<br/>Refer to the control pin connection example.</li> </ul>              |
| —              | 48            | $\overline{OF1}$ | 0    | Parallel data transfer flag.<br><ul style="list-style-type: none"> <li>• Single Chip<br/>Leave open.</li> <li>• Master Chip in a Cascade Connection<br/>Connect to the <math>\overline{SF1}</math> of all slaves.</li> <li>• Slave chip in a Cascade Connection<br/>Connect to the <math>\overline{SF2}</math> of the next stage slave chip.<br/>Connect the last stage slave chip to the <math>\overline{SF1}</math> of the master chip.<br/>Refer to the control pin connection example.</li> </ul> |
| —              | 52            | $\overline{SF1}$ | 1    | Parallel data transfer flag.<br><ul style="list-style-type: none"> <li>• Single Chip<br/>Connect <math>\overline{OF2}</math>.</li> <li>• Master Chip in a Cascade Connection<br/>Connect <math>\overline{OF1}</math> of the last stage slave chip.</li> <li>• Slave Chip in a Cascade Connection<br/>Connect <math>\overline{OF1}</math> of master chip for all slave chips.<br/>Refer to the control pin connection example.</li> </ul>  |
| —              | 53            | $\overline{OF2}$ | 0    | Parallel data output flag.<br><ul style="list-style-type: none"> <li>• Single Chip<br/>Connect to <math>\overline{SF1}</math>.</li> <li>• Master Chip in a Cascade Connection<br/>Connect to <math>\overline{SF2}</math> of the 1st stage slave chip.</li> <li>• Slave Chip in a Cascade Connection<br/>Leave open.<br/>Refer to the control pin connection example.</li> </ul>   |

**ABSOLUTE MAXIMUM RATINGS**

| Parameter            | Symbol           | Condition             | Rating                        | Unit |
|----------------------|------------------|-----------------------|-------------------------------|------|
| Power Supply Voltage | V <sub>DD</sub>  | T <sub>a</sub> = 25°C | -0.3 to +7                    | V    |
| Input Voltage        | V <sub>IN</sub>  |                       | -0.3 to V <sub>DD</sub> + 0.3 | V    |
| Power Dissipation    | P <sub>D</sub>   |                       | 1                             | W    |
| Storage Temperature  | T <sub>STG</sub> | —                     | -55 to +150                   | °C   |

**RECOMMENDED OPERATING CONDITIONS**

(V<sub>DD</sub> = 2.7 V to 3.6 V)

| Parameter                | Symbol          | Condition          | Min. | Typ. | Max.            | Unit |
|--------------------------|-----------------|--------------------|------|------|-----------------|------|
| Power Supply Voltage     | V <sub>DD</sub> | —                  | 2.7  | 3.3  | 3.6             | V    |
| Power Supply Voltage     | V <sub>SS</sub> | —                  | —    | 0    | —               | V    |
| High Level Input Voltage | V <sub>IH</sub> | Pins other than X1 | 2.0  | —    | V <sub>DD</sub> | V    |
|                          |                 | X1 pin             | 2.2  | —    | V <sub>DD</sub> | V    |
| Low Level Input Voltage  | V <sub>IL</sub> | —                  | 0    | —    | 0.5             | V    |
| Operating Temperature    | T <sub>a</sub>  | —                  | -40  | +25  | +85             | °C   |

(V<sub>DD</sub> = 4.5 V to 5.5 V)

| Parameter                | Symbol          | Condition               | Min. | Typ. | Max.            | Unit |
|--------------------------|-----------------|-------------------------|------|------|-----------------|------|
| Power Supply Voltage     | V <sub>DD</sub> | —                       | 4.5  | 5    | 5.5             | V    |
| Power Supply Voltage     | V <sub>SS</sub> | —                       | —    | 0    | —               | V    |
| High Level Input Voltage | V <sub>IH</sub> | Pins other than X1, SCK | 2.4  | —    | V <sub>DD</sub> | V    |
|                          |                 | X1, SCK pins            | 3.5  | —    | V <sub>DD</sub> | V    |
| Low Level Input Voltage  | V <sub>IL</sub> | —                       | 0    | —    | 0.8             | V    |
| Operating Temperature    | T <sub>a</sub>  | —                       | -40  | +25  | +85             | °C   |

**ELECTRICAL CHARACTERISTICS**

**DC Characteristics**

(V<sub>DD</sub> = 2.7 V to 3.6 V, T<sub>a</sub> = -40°C to +85°C)

| Parameter                         | Symbol            | Condition                         | Min.                       | Typ. | Max.            | Unit |    |
|-----------------------------------|-------------------|-----------------------------------|----------------------------|------|-----------------|------|----|
| High Level Output Voltage         | V <sub>OH</sub>   | I <sub>OH</sub> = 40 μA           | 2.2                        | —    | V <sub>DD</sub> | V    |    |
| Low Level Output Voltage          | V <sub>OL</sub>   | I <sub>OL</sub> = 1.6 mA          | 0                          | —    | 0.4             | V    |    |
| High Level Input Current          | I <sub>IH</sub>   | V <sub>IH</sub> = V <sub>DD</sub> | —                          | 0.1  | 1               | μA   |    |
|                                   |                   | MS with pull-down                 | 6                          | 60   | 120             | μA   |    |
| Low Level Input Current           | I <sub>IL</sub>   | V <sub>IL</sub> = V <sub>SS</sub> | -1                         | -0.1 | —               | μA   |    |
|                                   |                   | SF1, SF2 with pull-up             | -60                        | -33  | -6              | μA   |    |
| High Level Output Leakage Current | I <sub>OZH</sub>  | V <sub>OH</sub> = V <sub>DD</sub> | —                          | 0.1  | 1               | μA   |    |
| Low Level Output Leakage Current  | I <sub>OZL</sub>  | V <sub>OL</sub> = V <sub>SS</sub> | PD15 to PD0 with pull-up   | -60  | -33             | -6   | μA |
|                                   |                   |                                   | Input other than the above | -1   | -0.1            | —    | μA |
| Power Supply Current (Operating)  | I <sub>DDO</sub>  | —                                 | —                          | 20   | 30              | mA   |    |
| Power Supply Current (Stand-by)   | I <sub>DDS</sub>  | PWDWN = "L"                       | —                          | 10   | 50              | μA   |    |
| Input Capacitance                 | C <sub>I</sub>    | —                                 | —                          | —    | 15              | pF   |    |
| Output Load Capacitance           | C <sub>LOAD</sub> | —                                 | —                          | —    | 20              | pF   |    |

(V<sub>DD</sub> = 4.5 V to 5.5 V, T<sub>a</sub> = -40°C to +85°C)

| Parameter                         | Symbol            | Condition                         | Min.                       | Typ. | Max.            | Unit |    |
|-----------------------------------|-------------------|-----------------------------------|----------------------------|------|-----------------|------|----|
| High Level Output Voltage         | V <sub>OH</sub>   | I <sub>OH</sub> = 40 μA           | 4.2                        | —    | V <sub>DD</sub> | V    |    |
| Low Level Output Voltage          | V <sub>OL</sub>   | I <sub>OL</sub> = 1.6 mA          | 0                          | —    | 0.4             | V    |    |
| High Level Input Current          | I <sub>IH</sub>   | V <sub>IH</sub> = V <sub>DD</sub> | —                          | 0.1  | 10              | μA   |    |
|                                   |                   | MS with pull-down                 | 10                         | 100  | 200             | μA   |    |
| Low Level Input Current           | I <sub>IL</sub>   | V <sub>IL</sub> = V <sub>SS</sub> | -10                        | -0.1 | —               | μA   |    |
|                                   |                   | SF1, SF2 with pull-up             | -100                       | -50  | -10             | μA   |    |
| High Level Output Leakage Current | I <sub>OZH</sub>  | V <sub>OH</sub> = V <sub>DD</sub> | —                          | 0.1  | 10              | μA   |    |
| Low Level Output Leakage Current  | I <sub>OZL</sub>  | V <sub>OL</sub> = V <sub>SS</sub> | PD15 to PD0 with pull-up   | -100 | -50             | -10  | μA |
|                                   |                   |                                   | Input other than the above | -10  | -0.1            | —    | μA |
| Power Supply Current (Operating)  | I <sub>DDO</sub>  | —                                 | —                          | 30   | 45              | mA   |    |
| Input Capacitance                 | I <sub>DDS</sub>  | PWDWN = "L"                       | —                          | 10   | 50              | μA   |    |
| Input Capacitance                 | C <sub>I</sub>    | —                                 | —                          | —    | 15              | pF   |    |
| Output Load Capacitance           | C <sub>LOAD</sub> | —                                 | —                          | —    | 20              | pF   |    |

**Echo Canceler Characteristics (Refer to Characteristics Diagram)**

| Parameter  | Symbol           | Condition   | Min. | Typ. | Max. | Unit |
|--|------------------|---|------|------|------|------|
| Echo Attenuation   | L <sub>RES</sub> | R <sub>IN</sub> = -10 dBm0<br>(5 kHz band white noise)<br>E. R. L. (echo return loss) = 6 dB<br>T <sub>D</sub> = 20 ms<br>ATT, GC, NLP: OFF | —    | 30   | —    | dB   |
| Cancelable Echo Delay Time for a Single Chip or a Master Chip in a Cascade | T <sub>D</sub>   | R <sub>IN</sub> = -10 dBm0<br>(5 kHz band white noise)<br>E. R. L. = 6 dB   | —    | —    | 23   | ms   |
| Cancelable Echo Delay Time for a Slave Chip in a Cascade                   | T <sub>DS</sub>  | ATT, GC, NLP: OFF   | —    | —    | 31   | ms   |

AC Characteristics

(Ta = -40°C to +85°C)

| Parameter  | Symbol           | V <sub>DD</sub> = 2.7 V to 3.6 V |                   |                                    | V <sub>DD</sub> = 4.5 V to 5.5 V |                   |                                    | Unit |
|--|------------------|----------------------------------|-------------------|------------------------------------|----------------------------------|-------------------|------------------------------------|------|
|  |                  | Min.                             | Typ.              | Max.                               | Min.                             | Typ.              | Max.                               |      |
| Clock Frequency  | f <sub>c</sub>   | —                                | 19.2              | —                                  | —                                | 19.2              | —                                  | MHz  |
| When Internal Sync Signal is not used                    |                  | 17.5                             | —                 | 20                                 | 17.5                             | —                 | 20                                 |      |
| Clock Cycle Time   | t <sub>MCK</sub> | —                                | 52.08             | —                                  | —                                | 52.08             | —                                  | ns   |
| When Internal Sync Signal is not used                    |                  | 50                               | —                 | 57.14                              | 50                               | —                 | 57.14                              |      |
| Clock Duty Ratio   | t <sub>DMC</sub> | 40                               | —                 | 60                                 | 40                               | —                 | 60                                 | ns   |
| Clock "H" Level Pulse Width<br>f <sub>c</sub> = 19.2 MHz | t <sub>MCH</sub> | 20.8                             | —                 | 31.3                               | 20.8                             | —                 | 31.3                               | ns   |
| Clock "L" Level Pulse Width<br>f <sub>c</sub> = 19.2 MHz | t <sub>MCL</sub> | 20.8                             | —                 | 31.3                               | 20.8                             | —                 | 31.3                               | ns   |
| Clock Rise Time  | t <sub>r</sub>   | —                                | —                 | 5                                  | —                                | —                 | 5                                  | ns   |
| Clock Fall Time  | t <sub>f</sub>   | —                                | —                 | 5                                  | —                                | —                 | 5                                  | ns   |
| Sync Clock Output Time                                   | t <sub>DCM</sub> | —                                | —                 | 30                                 | —                                | —                 | 30                                 | ns   |
| Internal Sync Clock Frequency                            | f <sub>CO</sub>  | —                                | 256               | —                                  | —                                | 256               | —                                  | kHz  |
| Internal Sync Clock Output Cycle Time                    | t <sub>CO</sub>  | —                                | 3.9               | —                                  | —                                | 3.9               | —                                  | μs   |
| Internal Sync Clock Duty Ratio                           | t <sub>DCO</sub> | —                                | 50                | —                                  | —                                | 50                | —                                  | %    |
| Internal Sync Signal Output Delay Time                   | t <sub>DCC</sub> | —                                | —                 | 5                                  | —                                | —                 | 5                                  | ns   |
| Internal Sync Signal Period                              | t <sub>CYO</sub> | —                                | 125               | —                                  | —                                | 125               | —                                  | μs   |
| Internal Sync Signal Output Width                        | t <sub>WSO</sub> | —                                | t <sub>CO</sub>   | —                                  | —                                | t <sub>CO</sub>   | —                                  | μs   |
| Transmit/receive Operation Clock Frequency               | f <sub>SCK</sub> | 64                               | —                 | 2048                               | 64                               | —                 | 2048                               | kHz  |
| Transmit/receive Sync Clock Cycle Time                   | t <sub>SCK</sub> | 0.488                            | —                 | 15.6                               | 0.488                            | —                 | 15.6                               | μs   |
| Transmit/receive Sync Clock Duty Ratio                   | t <sub>DSC</sub> | 40                               | 50                | 60                                 | 40                               | 50                | 60                                 | %    |
| Transmit/receive Sync Signal Period                      | t <sub>CYC</sub> | 123                              | 125               | —                                  | 123                              | 125               | —                                  | μs   |
| Sync Timing  | t <sub>XS</sub>  | 45                               | —                 | —                                  | 45                               | —                 | —                                  | ns   |
|  | t <sub>SX</sub>  | 45                               | —                 | t <sub>CYC</sub> -t <sub>SCK</sub> | 45                               | —                 | t <sub>CYC</sub> -t <sub>SCK</sub> | ns   |
| Sync Signal Width  | t <sub>WSY</sub> | t <sub>SCK</sub>                 | —                 | —                                  | t <sub>SCK</sub>                 | —                 | —                                  | μs   |
| Receive Signal Setup Time                                | t <sub>DS</sub>  | 45                               | —                 | —                                  | 45                               | —                 | —                                  | ns   |
| Receive Signal Hold Time                                 | t <sub>DH</sub>  | 45                               | —                 | —                                  | 45                               | —                 | —                                  | ns   |
| Receive Data Input Time                                  | t <sub>ID</sub>  | —                                | 7t <sub>SCK</sub> | —                                  | —                                | 7t <sub>SCK</sub> | —                                  | μs   |
| IRLD Signal Output Delay Time                            | t <sub>DIC</sub> | —                                | —                 | 138                                | —                                | —                 | 138                                | ns   |
| IRLD Signal Output Width                                 | t <sub>WIR</sub> | —                                | t <sub>SCK</sub>  | —                                  | —                                | t <sub>SCK</sub>  | —                                  | μs   |
| Serial Output Delay Time                                 | t <sub>SD</sub>  | —                                | —                 | 90                                 | —                                | —                 | 90                                 | ns   |
|  | t <sub>XD</sub>  | —                                | —                 | 90                                 | —                                | —                 | 90                                 | ns   |
| Reset Signal Input Width                                 | t <sub>WR</sub>  | 1                                | —                 | —                                  | 1                                | —                 | —                                  | μs   |
| Reset Start Time   | t <sub>DRS</sub> | 5                                | —                 | —                                  | 5                                | —                 | —                                  | ns   |
| Reset End Time   | t <sub>DRE</sub> | —                                | —                 | 52                                 | —                                | —                 | 52                                 | ns   |
| Processing Operation Start Time                          | t <sub>DIT</sub> | 100                              | —                 | —                                  | 100                              | —                 | —                                  | μs   |


## AC Characteristics (Continued)

(Ta = -40°C to +85°C)


| Parameter  | Symbol           | V <sub>DD</sub> = 2.7 V to 3.6 V |                     |      | V <sub>DD</sub> = 4.5 V to 5.5 V |                     |      | Unit |
|--|------------------|----------------------------------|---------------------|------|----------------------------------|---------------------|------|------|
|  |                  | Min.                             | Typ.                | Max. | Min.                             | Typ.                | Max. |      |
| Power Down Start Time                              | t <sub>DPS</sub> | —                                | —                   | 111  | —                                | —                   | 111  | ns   |
| Power Down End Time                                | t <sub>DPE</sub> | —                                | —                   | 15   | —                                | —                   | 15   | ns   |
| Control Pin Setup Time ( $\overline{\text{INT}}$ ) | t <sub>DTS</sub> | 20                               | —                   | —    | 20                               | —                   | —    | ns   |
| Control Pin Hold Time ( $\overline{\text{INT}}$ )  | t <sub>DTH</sub> | 120                              | —                   | —    | 120                              | —                   | —    | ns   |
| Control Pin Setup Time ( $\overline{\text{RST}}$ ) | t <sub>DSR</sub> | 20                               | —                   | —    | 20                               | —                   | —    | ns   |
| Control Pin Hold Time ( $\overline{\text{RST}}$ )  | t <sub>DHR</sub> | 10                               | —                   | —    | 10                               | —                   | —    | ns   |
| Parallel Data Output Signal Width                  | t <sub>WPD</sub> | —                                | 2t <sub>MCK</sub>   | —    | —                                | 2t <sub>MCK</sub>   | —    | ns   |
| Flag Signal Output Time                            | t <sub>DF</sub>  | —                                | t <sub>MCK</sub>    | —    | —                                | t <sub>MCK</sub>    | —    | ns   |
| Flag Signal Output Width                           | t <sub>WFO</sub> | —                                | t <sub>MCK</sub> /2 | —    | —                                | t <sub>MCK</sub> /2 | —    | ns   |
| Flag Signal Input Width                            | t <sub>WFI</sub> | —                                | t <sub>WFO</sub>    | —    | —                                | t <sub>WFO</sub>    | —    | ns   |
| Data Read Setup Time                               | t <sub>FS</sub>  | —                                | 20                  | —    | —                                | 20                  | —    | ns   |
| Data Read Hold Time                                | t <sub>FH</sub>  | —                                | 10                  | —    | —                                | 10                  | —    | ns   |

### TIMING DIAGRAM


#### Clock Timing




#### Serial Input Timing




**Serial Output Timing**




**Operation Timing After Reset**




**Power Down Timing**




**Control Pin Load-in Timing**



**Parallel Output Timing**



**Parallel Input Timing**






### HOW TO USE THE MSM7602


The MSM7602 cancels (based on the RIN signal) the echo which returns to SIN. Connect the base signal to the R side and the echo generated signal to the S side.

#### Connection Methods According to Echos


Example 1: Canceling acoustic echo (to handle acoustic echo from line input)




Example 2: Canceling line echo (to handle line echo from microphone input)



Example 3: Canceling line echo in a cascade connection (to handle line echo from microphone input)




Example 4: Canceling of both acoustic echo and line echo  
(to handle both acoustic echo from line input and line echo from microphone input)




**Control Pin Connection Example**

Single chip connection




Asterisk (\*) indicates a pin only for the MSM7602-011


2-stage cascade connection  
Master + (slave × 1)




4-stage cascade connection  
 Master + (slave × 3)




**Internal Clock Generator Circuit Example**




**External Clock Input Circuit Example**




**ECHO CANCELER CHARACTERISTICS DIAGRAM**



Measurement Conditions  
 RIN input = -10 dBm 5 kHz band white noise  
 (0 dBm = 2.2 dBm0)  
 Echo delay time  $T_D = 20$  ms  
 ATT, GC, NLP = OFF  
 Power supply voltage 5 V



Measurement Conditions  
 RIN input: 5 kHz band white noise  
 Echo delay time  $T_D = 20$  ms  
 ERL = 6 dB  
 ATT, GC, NLP = OFF  
 Power supply voltage 5 V




Measurement Conditions  
 RIN input = -10 dBm  
 5 kHz band white noise  
 (0 dBm = 2.2 dBm0)  
 ERL = 6 dB  
 ATT, GC, NLP = OFF  
 The second through seventh chips  
 are connected in a cascade.  
 Power supply voltage 5 V

Note: The characteristics above are for the MSM7543 ( $V_{DD}$  5 V,  $\mu$ -law interface). The MSM7566 ( $V_{DD}$  3 V,  $\mu$ -law interface) provides the same characteristics without input and output levels. Refer to are PCM CODEC data sheet.


- MSM7543 (for both transmit and receive)
  - 0 dBm0 = 0.6007 Vrms = -2.2 dBm (600  $\Omega$ )
- MSM7566 (for transmit side)
  - 0 dBm0 = 0.35 Vrms = -6.9 dBm (600  $\Omega$ )
- (for receive side)
  - 0 dBm0 = 0.5 Vrms = -3.8 dBm (600  $\Omega$ )

**Measurement System Block Diagram**



### APPLICATION CIRCUIT Bidirectional Connection Example


Use the MSM7704-01GS-VK for PCM CODEC when V<sub>DD</sub> 3V.  
The MSM7533 and MSM7704 are pin compatible.



|             |             |             |             |              |               |
|-------------|-------------|-------------|-------------|--------------|---------------|
| R1 = 20 kΩ  | C1 = 1 μF   | R5 = 20 kΩ  | C5 = 1 μF   | C9 = 0.1 μF  | R9 = 1 MΩ     |
| R2 = 20 kΩ  | C2 = 10 μF  | R6 = 20 kΩ  | C6 = 10 μF  | C10 = 10 μF  | C12 = 27 pF   |
| R3 = 2.2 kΩ | C3 = 0.1 μF | R7 = 2.2 kΩ | C7 = 0.1 μF | C11 = 0.1 μF | C13 = 27 pF   |
| R4 = 10 kΩ  | C4 = 0.1 μF | R8 = 10 kΩ  | C8 = 0.1 μF |              | X1 = 19.2 MHz |
| R10 = 10 kΩ |             | R11 = 10 kΩ |             |              | C14 = 5 pF    |

Cascade Connection Example

When  $V_{DD}$  is 3 V, use the MSM7566 for PCM CODEC.  
The MSM7543 and MSM7566 are pin compatible.



- R1 > 50 kΩ
- R2 > 20 kΩ
- R3 > 20 kΩ
- R4 = 2.2 kΩ
- R5 = 10 kΩ
- R6 > 50 kΩ
- R7 > 20 kΩ
- R8 > 20 kΩ
- R9 = 2.2 kΩ
- R10 = 10 kΩ
- R12 = 0-22 Ω
- R13 = 0-22 Ω
- C1 = 0.1 μF
- C2 = 10 μF
- C3 = 0.1 μF
- C4 = 10 μF
- C5 = 0.1 μF
- R11 = 1 MΩ
- C11 = 27 pF
- C12 = 27 pF
- X1 = 19.2 MHz

## NOTES ON USE

1. Set echo return loss (ERL) to be attenuated. If the echo return loss is set to be amplified, the echo can not be eliminated.  
Refer to the characteristics diagram for ERL vs. echo attenuation quantity.
2. Set the level of the analog input so that the PCM CODEC does not overflow.
3. The recommended input level is  $-10$  to  $-20$  dBm0. Refer to the characteristics diagram for the RIN input level vs. echo attenuation quantity.
4. Applying the tone signal to this echo canceler for long duration may decrease echo attenuation.  
When used with the HD pin "L" (howling detector ON), this echo canceler may operate faultily if, while a signal is input to the RIN pin, a tone signal with a higher level than the signal being input to RIN is input to the SIN pin.  
A signal should therefore be input either to the RIN pin or to the SIN pin. If, however, the tone signal is input to the SIN pin while a signal is input to the RIN pin, the ADP, HD, or HCL pin must be set to "H".
5. For changes in the echo path (retransmit, circuit switching during transmission, and so on), convergence may be difficult.  
Perform a reset, to make it converge.  
If the state of the echo path changes after a reset, convergence may again be difficult.  
In cases such as a change in the echo path, perform a reset each time.
6. When turning the power ON, set the  $\overline{\text{PWDWN}}$  pin to "1" and input the basic clock simultaneously with power ON.  
If powering down immediately after power ON, be sure fast input 10 or more clocks of the basic clock.
7. After powering ON, be sure to reset.
8. After the power down mode is released (when the  $\overline{\text{PWDWN}}$  pin is changed to "H" from "L"), be sure to reset the device.
9. If this canceler is used to cancel acoustic echoes, an echo attenuation may be less than 30 dB.



## EXPLANATION OF TERMS

|                            |   |
|----------------------------|---|
| Attenuating Function :     | This function prevents howling and controls the noise level with the attenuator for the RIN input and SOUT output. Refer to the explanation of pins (ATT pin).  |
| Echo Attenuation :         | If there is talking (input only to RIN) in the path of a rising echo arises, the echo attenuation refers to the difference in the echo return loss (canceled amount) when the echo canceler is not used and when it is used.<br>Echo attenuation = (SOUT level during through mode operation) – (SOUT level during echo canceler operation) [dB]  |
| Echo Delay Time :          | This is the time from when the signal is output from ROUT until it returns to SIN as an echo.   |
| Acoustic Echo :            | When using a hands free phone, and so on, the signal output from the speaker echoes and is input again to the microphone. The return signal is referred to as acoustic echo.  |
| Telephone Line Echo :      | This is a signal which is delayed midway in a telephone line and returns as an echo, due to reasons such as a hybrid impedance mismatch.  |
| Gain Control Function :    | This function prevents howling and controls the sound level with a gain controller for the RIN input. Refer to the explanation of pins (GC pin).  |
| Center Clipping Function : | This function forces the SOUT output to a minimum value when the signal is below $-57$ dBm0. Refer to the explanation of pins (NLP pin).  |
| Double Talk Detection :    | Double talk refers to a state in which the SIN and RIN signals are input simultaneously. In a double talk state, a signal outside the echo signal which is to be canceled can be input to the SIN input, resulting in misoperation.<br>The double talk detector prevents such misoperation of the canceler.   |
| Howling Detection :        | This is the oscillating state caused by the acoustic coupling between the loud speaker and the microphone during hands free talking. Howling not only interferes with talking, but can also cause in misoperation of the echo canceler.<br>The howling detector prevents such misoperation and prevents howling.  |
| Echo Return Loss (ERL) :   | When the signal output from ROUT returns to SIN as an echo, ERL refers to how much loss there is in the signal level during ROUT.<br>$ERL = (ROUT \text{ level}) - (SIN \text{ level of the ROUT signal which returns as an echo})$ [dB]<br>If ERL is positive ( $ROUT > SIN$ ), the system is an attenuator system.<br>If ERL is negative ( $ROUT < SIN$ ), the system is an amplifier system. |
| PHS :                      | Personal Handy Phone System.  |

## APPENDIX Differences Between the MSM7602 and the MSM7520/7620

### Introduction

The MSM7602 is the improved version of the MSM7520 with improved usage. Thus, there are no differences in echo canceling characteristics.

### Enhancements

- A new clock frequency of 19.2 MHz.  
The basic clock frequency of the MSM7520/7620 was 18 or 38 MHz, while the basic clock frequency of MSM7602 is 19.2 MHz. (MSM7602 can be applied at a frequency of 18 MHz. However, external SYNC and SCK are required because the periods of SYNCO and SCKO are varied.)
- Adoption of full-fledged 8-bit data through-mode  
In the through-mode for the MSM7520 (HCL pin: "H"), an internally processed PCM signal was used. Therefore, only the negative minimum value ( $7F_{HEX}$ ) was converted into the corresponding positive minimum value ( $FF_{HEX}$ ).  
Analog to analog conversion causes no problem since both values are the minimum ones, but data transfer in the through-mode encounters problems. Hence, in the MSM7620/7602, the complete data through-mode has been implemented.
- Control of input timing to control pins (NLP, HCL, ADP, ATT and GC)  
In MSM7520, asynchronous changes in a control pin may result in malfunctioning. This problem stems from the fact that information on control pins is checked several times during the execution of a program over one cycle and the state of a control pin is changed between the first and second half periods.  
The MSM7620/7602 provides an internal circuit for using an INT signal to hold control pin information for one cycle. Thus, external timing control is not needed.  
The howling detector control pin (HD) is added.  
The MSM7602 can prevent the false detection of the howling detector cause by tone signals by providing the howling detector control pins.
- Introduction of 256 kHz internal clock output (SCKO) for PCM transmission  
Internal sync signals (SYNCO and SCKO) in MSM7520/7620 are rated at 8 kHz and 200 kHz, respectively. At a frequency of 8 kHz, PCM multiplexing can be applied to no more than three channels.  
In the MSM7602, SCKO is rated at 256 kHz, while SYNCO at 8 kHz. Thus, PCM multiplexing can be applied with up to four channels.
- Addition of basic clock output  
The use of a crystal oscillator for a clock in the MSM7520/7620 requires an oscillating circuit installed in each of two or more cascade-connected IC chips.  
Since the MSM7602 supports basic clock output, only one IC chip requires an oscillating circuit. (The MSM7602-001TS-K does not provide the basic clock output.)

- Small-sized package


| MSM7602                         |              | Package code         | Package size (mm)  |
|---------------------------------|--------------|----------------------|--------------------|
| MSM7602-001GS-K                 | :28-pin SSOP | :SSOP28-P-485-0.65-K | :9.5 × 10.5 × 1.85 |
| MSM7602-011GS-2K                | :56-pin QFP  | :QFP56-P-910-0.65-2K | :9.5 × 10.5 × 1.85 |
| MSM7520 : 14.0 × 14.0 × 3.75 mm |              |                      |                    |
| MSM7620 : 14.0 × 14.0 × 2.1 mm  |              |                      |                    |

- Supply voltage rated at 3 volts

|              |                |                   |
|--------------|----------------|-------------------|
| MSM7520/7620 | 4.5 V to 5.5 V | 5 V typ.          |
| MSM7602      | 2.7 V to 5.5 V | 3.3 V or 5 V typ. |

**PACKAGE DIMENSIONS**


(Unit : mm)



**Notes for Mounting the Surface Mount Type Package**

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).