

MSM5116160

1,048,576-Word × 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

DESCRIPTION

The MSM5116160 is a new generation Dynamic RAM organized as 1,048,576-word × 16-bit configuration.

The technology used to fabricate the MSM5116160 is OKI's CMOS silicon gate process technology. The device operates at a single 5V power supply. Its I/O pins are TTL compatible.

FEATURES


- Silicon gate, quadruple polysilicon double metal CMOS, 1 transistor memory cell
- 1,048,576-word × 16-bit organization
- Single 5V power supply, ±10% tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate
- Refresh: 4096 cycles/64ms
- Fast page mode, read modify write capability
- CAS before RAS refresh, Hidden refresh, RAS only refresh capability
- Package :
 - 42-Pin 400mil Plastic SOJ (SOJ42-P-400)
 - 50-Pin 400mil Plastic TSOP (TSOP50-P-400)

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}		Operating (Max.)	Standby (Max.)
MSM5116160-70	70ns	35ns	20ns	20ns	130ns	550mW	5.5mW
MSM5116160-80	80ns	40ns	20ns	20ns	150ns	495mW	

■ 6724240 0017487 372 ■

PIN CONFIGURATION (TOP VIEW)




Pin Name	Function
A ₀ - A ₁₁	Address Input
RAS	Row Address Strobe
LCAS	Lower Byte Column Address Strobe
UCAS	Upper Byte Column Address Strobe
DQ1 - DQ16	Data Input / Data Output
OE	Output Enable
WE	Write Enable
V _{CC}	Power Supply (5V)
V _{SS}	Ground (0V)
NC	No Connection

Note: Same power supply voltage must be provided to every V_{CC} pin, and same GND voltage level must be provided to every V_{SS} pin.

208 ■ 6724240 0017488 209 ■

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TABLE

Input Pin					DQ Pin		Functional Mode
RAS	LCAS	UCAS	WE	OE	DQ1 - DQ8	DQ9 - DQ16	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	D _{OUT}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{OUT}	Upper Byte Read
L	L	L	H	L	D _{OUT}	D _{OUT}	Word Read
L	L	H	L	H	D _{IN}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{IN}	Upper Byte Write
L	L	L	L	H	D _{IN}	D _{IN}	Word Write
L	L	L	H	H	High-Z	High-Z	—

*: "H" or "L"

ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**


Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

*: T_a = 25°C**Recommended Operating Conditions**(T_a = 0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	6.5	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

Capacitance(V_{CC} = 5V ± 10%, T_a = 25°C, f = 1MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A ₀ - A ₁₁)	C _{IN1}	—	5	pF
Input Capacitance (RAS, LCAS, UCAS, WE, OE)	C _{IN2}	—	7	pF
Output Capacitance (DQ1 - DQ16)	C _{I/O}	—	7	pF



DC Characteristics

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C)

Parameter	Symbol	Condition	MSM5116160-70		MSM5116160-80		Unit	Note
			Min.	Max.	Min.	Max.		
Output High Voltage	V _{OH}	I _{OH} = -5.0mA	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 4.2mA	0	0.4	0	0.4	V	
Input Leakage Current	I _{LI}	0V ≤ V _I ≤ 6.5V; All other pins not under test = 0V	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	DQi Disable 0V ≤ V _O ≤ 5.5V	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I _{CC1}	\overline{RAS} , \overline{CAS} cycling t _{RC} = Min.	—	100	—	90	mA	1, 2
Power Supply Current (Standby)	I _{CC2}	\overline{RAS} , $\overline{CAS} = V_{IH}$	—	2	—	2	mA	1
		\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$	—	1	—	1		
Average Power Supply Current (RAS Only Refresh)	I _{CC3}	\overline{RAS} = cycling $\overline{CAS} = V_{IH}$ t _{RC} = Min.	—	100	—	90	mA	1, 2
Power Supply Current (Standby)	I _{CC5}	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ Dout = Enable	—	5	—	5	mA	1
Average power Supply Current (CAS Before RAS Refresh)	I _{CC6}	\overline{RAS} = cycling \overline{CAS} before \overline{RAS}	—	100	—	90	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	$\overline{RAS} = V_{IL}$ \overline{CAS} cycling t _{PC} = Min.	—	90	—	80	mA	1, 3

- Notes:
1. Specified values are obtained with the output open.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

AC Characteristics (1/2)

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM5116160-70		MSM5116160-80		Unit	Note
		Min.	Max.	Min.	Max.		
Random Read or write Cycle Time	t _{RC}	130	—	150	—	ns	
Read Modify Write Cycle Time	t _{RMW}	180	—	200	—	ns	
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRMW}	95	—	100	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	80	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	20	ns	4, 5
Access Time from Column Address	t _{AA}	—	35	—	40	ns	4, 6
Access Time from $\overline{\text{OE}}$	t _{OE A}	—	20	—	20	ns	4
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	40	—	45	ns	4, 12
Output Low Impedance Time from $\overline{\text{CAS}}$	t _{CLZ}	0	—	0	—	ns	
Output Buffer Turn-off Delay Time	t _{OFF}	0	15	0	15	ns	7
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	15	0	15	ns	7
Transition Time	t _T	3	50	3	50	ns	
Refresh Period	t _{REF}	—	64	—	64	ms	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	70	10,000	80	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time Reference to $\overline{\text{OE}}$	t _{ROH}	20	—	20	—	ns	
$\overline{\text{CAS}}$ Precharge time (Fast Page Mode)	t _{CP}	10	—	10	—	ns	14
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	10	—	ns	12
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	50	20	60	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	35	15	40	ns	6
Row Address Set-up Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	ns	11
Column Address Hold Time	t _{CAH}	15	—	15	—	ns	11
Column Address Hold Time from $\overline{\text{RAS}}$	t _{AR}	55	—	60	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	35	—	40	—	ns	
Read Command Set-up Time	t _{RCS}	0	—	0	—	ns	11
Read Command Hold Time	t _{RCH}	0	—	0	—	ns	8, 11
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	ns	8

■ 6724240 0017492 73T ■

AC Characteristics (2/2)

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3


Parameter	Symbol	MSM5116160-70		MSM5116160-80		Unit	Note
		Min.	Max.	Min.	Max.		
Write Command Set-up Time	t _{WCS}	0	—	0	—	ns	9, 11
Write Command Hold Time	t _{WCH}	15	—	15	—	ns	11
Write Command Pulse Width	t _{WP}	15	—	15	—	ns	
Write Command Hold Time from RAS	t _{WCR}	55	—	60	—	ns	
OE Command Hold Time	t _{OEH}	20	—	20	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	20	—	ns	13
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	ns	
Data-in Set-up Time	t _{DS}	0	—	0	—	ns	10, 11
Data-in Hold Time	t _{DH}	15	—	15	—	ns	10, 11
Data-in Hold Time from RAS	t _{DHR}	55	—	60	—	ns	
OE to Data-in Delay Time	t _{OED}	15	—	15	—	ns	
CAS to WE Delay Time	t _{CWD}	45	—	45	—	ns	9
Column Address to WE Delay Time	t _{AWD}	60	—	65	—	ns	9
RAS to WE Delay Time	t _{RWD}	95	—	105	—	ns	9
CAS Active Delay Time from RAS Precharge	t _{RPC}	10	—	10	—	ns	11
RAS to CAS Set-up Time (CAS Before RAS)	t _{CSR}	10	—	10	—	ns	11
RAS to CAS Hold Time (CAS Before RAS)	t _{CHR}	15	—	15	—	ns	12
CAS Precharge Time (Refresh Counter Test)	t _{CPT}	40	—	40	—	ns	14

■ 6724240 0017493 676 ■


- Notes:
1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles (Example: $\overline{\text{RAS}}$ only refresh) before proper device operation is achieved.
 2. The AC characteristics assume $t_T = 5\text{ns}$.
 3. $V_{IH}(\text{Min.})$ and $V_{IL}(\text{Max.})$ are reference levels of input signals for timing measurement. Transition times(t_T) are measured between V_{IH} and V_{IL} .
 4. Measured with a load circuit equivalent to 2 TLL loads and 100pF.
 5. Operation within the $t_{\text{RCD}}(\text{Max.})$ limit insures that $t_{\text{RAC}}(\text{Max.})$ can be met. $t_{\text{RCD}}(\text{Max.})$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{Max.})$ limit, then access time is controlled exclusively by t_{CAC} .
 6. Operation within the $t_{\text{RAD}}(\text{Max.})$ limit insures that $t_{\text{RAC}}(\text{Max.})$ can be met. $t_{\text{RAD}}(\text{Max.})$ is specified as a reference point only: if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{Max.})$ limit, then access time is controlled exclusively by t_{AA} .
 7. $t_{\text{OFF}}(\text{Max.})$ and $t_{\text{OEZ}}(\text{Max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
 8. Either t_{RRH} and t_{RCH} must be satisfied for a read cycle.
 9. t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{Min.})$, the cycle as an early write cycle and data out will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{Min.})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{Min.})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{Min.})$, the cycle is a read modify write cycle and data out will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 10. These parameters are referenced to $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a OE control write cycle or a read modify write cycle.
 11. t_{ASC} , t_{CAH} , t_{RCS} , t_{RCH} , t_{WCS} , t_{WCH} , t_{DS} , t_{DH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 12. t_{CRP} , t_{CHR} and t_{CPA} are determined by the later rising edge of $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$.
 13. t_{CWL} should be satisfied by both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
 14. t_{CP} and t_{CPT} are determined by the time that both $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ are high.

■ 6724240 0017494 502 ■

Write Cycle (\overline{OE} Control Write)




Read Modify Write Cycle




6724240 0017496 385


Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)



CAS Before RAS Refresh Cycle




Hidden Refresh Read Cycle




■ 6724240 0017499 094 ■

Hidden Refresh Write Cycle



■ 6724240 0017500 636 ■

CAS Before RAS Refresh Counter Test Cycle



■ 6724240 0017501 572 ■