

September 1983 Revised January 2005

# MM74HC86 Quad 2-Input Exclusive OR Gate

### **General Description**

The MM74HC86 EXCLUSIVE OR gate utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to equivalent LS-TTL gates while maintaining the low power consumption and high noise immunity characteristic of standard CMOS integrated circuits. These gates are fully buffered and have a fanout of 10 LS-TTL loads. The 74HC logic family is functionally as well as pin out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and ground.

### **Features**

- Typical propagation delay: 9 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 20 µA maximum (74 Series)
- Output drive capability: 10 LS-TTL loads

### **Ordering Code:**

Order Number	Package Number	Package Description			
MM74HC86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74HC86MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM74HC86SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
MM74HC86MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
MM74HC86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
MM74HC86NX_NL	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

### **Connection Diagram**

# Pin Assignments for DIP, SOIC, SOP and TSSOP VCC B4 A4 Y4 B3 A3 Y3 114 13 12 11 10 9 8 1 1 2 3 4 5 6 7 A1 B1 Y1 A2 B2 Y2 GND Top View

### **Truth Table**

	Inp	uts	Outputs				
	Α	В	Y				
	L	L	L				
	L	Н	Н				
	Н	L	Н				
	Н	Н	L				
$Y = A \oplus B = \overline{A} B + A\overline{B}$							

### Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V		
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$		
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ +0.5 $V$		
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA		
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA		
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA		
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C		
Power Dissipation (P <sub>D</sub> )			
(Note 3)	600 mW		
S.O. Package only	500 mW		
Lead Temperature (T <sub>L</sub> )			
(Soldering 10 seconds)	260°C		

# Recommended Operating Conditions

	Min	Max	Units				
Supply Voltage (V <sub>CC</sub> )	2	6	V				
DC Input or Output Voltage	0	$V_{CC}$	V				
(V <sub>IN</sub> , V <sub>OUT</sub> )							
Operating Temperature Range (T <sub>A</sub> ) -40 +85 °C							
Input Rise or Fall Times							
$(t_r, t_f)$ $V_{CC} = 2.0V$		1000	ns				
$V_{CC} = 4.5V$		500	ns				
$V_{CC} = 6.0V$							

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55$ to $125^{\circ}C$	Units	
Syllibol	Farameter	Conditions	*cc	Тур		Guaranteed Limits		Units	
$V_{IH}$	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V	
	Input Voltage		4.5V		3.15	3.15	3.15	V	
			6.0V		4.2	4.2	4.2	V	
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V	
	Input Voltage		4.5V		1.35	1.35	1.35	V	
			6.0V		1.8	1.8	1.8	V	
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$							
	Output Voltage	$ I_{OUT}  \le 20 \mu\text{A}$	2.0V	2.0	1.9	1.9	1.9	V	
			4.5V	4.5	4.4	4.4	4.4	V	
			6.0V	6.0	5.9	5.9	5.9	V	
		$V_{IN} = V_{IH}$ or $V_{IL}$							
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V	
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V	
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$							
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V	
			4.5V	0	0.1	0.1	0.1	V	
			6.0V	0	0.1	0.1	0.1	V	
		$V_{IN} = V_{IH}$ or $V_{IL}$							
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V	
		I <sub>OUT</sub>   ≤5.2 mA	6.0V	0.2	0.26	0.33	0.4	V	
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ	
	Current								
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μΑ	
	Supply Current	$I_{OUT} = 0 \mu A$							

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

### **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		12	20	ns
	Delay				

### **AC Electrical Characteristics**

 $\mbox{V}_{CC} = 2.0\mbox{V}$  to 6.0V,  $\mbox{C}_L = 50$  pF,  $\mbox{t}_f = \mbox{t}_f = \mbox{6}$  ns (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units	
- Cyllibol				Typ Guaranteed Limits			Onits		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	60	120	151	179	ns	
	Delay		4.5V	12	24	30	36	ns	
			6.0V	10	20	26	30	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise		2.0V	30	75	95	110	ns	
	and Fall Time		4.5V	8	15	19	22	ns	
			6.0V	7	13	16	19	ns	
C <sub>PD</sub>	Power Dissipation	(per gate)		25				pF	
	Capacitance (Note 5)								
C <sub>IN</sub>	Maximum Input			5	10	10	10	pF	
	Capacitance								

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .

## Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.335 - 0.344}{(8.509 - 8.738)}$ LEAD NO. 1 IDENT 0.010 MAX (0.254) $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ $\frac{0.010 - 0.020}{(0.254 - 0.508)}$ 8° MAX TYP ALL LEADS $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ SEATING PLANE 0.014 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS


0.004 (0.102) ALL LEAD TIPS

0.050 (1.270) TYP


 $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 


M14A (REV h)


0.008 (0.203) TYP




### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB\_ REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$  TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$ 

www.fairchildsemi.com

N144 (REV.E)