



S G S-THOMSON

CMOS 2K x 8 ZEROPOWER SRAM

- PREDICTED WORST CASE BATTERY LIFE OF 11 YEARS @ 70°C
- DATA RETENTION IN THE ABSENCE OF POWER
- DATA SECURITY PROVIDED BY AUTOMATIC WRITE PROTECTION DURING POWER FAILURE
- + 5 VOLT ONLY READ/WRITE
- CONVENTIONAL SRAM WRITE CYCLES
- FULL CMOS-440mW ACTIVE ; 5.5mW STANDBY
- 24-PIN DUAL IN LINE PACKAGE, JEDEC PINOUTS
- READ-CYCLE TIME EQUALS WRITE-CYCLE TIME
- LOW-BATTERY WARNING
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE:
 - MK48Z02 $4.75V \geq V_{PFD} \geq 4.50V$
 - MK48Z12 $4.50V \geq V_{PFD} \geq 4.20V$


DESCRIPTION

The MK48Z02/12 is a 16,384-bit, Non-Volatile Static RAM, organized 2K x 8 using CMOS and an integral Lithium energy source. The ZEROPOWER™ RAM has the characteristics of a CMOS static RAM, with the important added benefit of data being retained in the absence of power. Data retention current is so small that a miniature Lithium cell contained within the package provides an energy source to preserve data. Low current drain has been attained by the use of a full CMOS memory cell, novel analog support circuitry, and carefully controlled junction leakage by an all implanted CMOS process. Safeguards against inadvertent data loss have been incorporated to maintain data integrity in the uncertain operating environment associated with power-up and power-down transients. The ZEROPOWER RAM can replace existing 2K x 8 static RAM, directly conforming to the popular Byte Wide 24-pin DIP package (JEDEC). MK48Z02/12 also matches the pinning of 2716 EPROM and 2K x 8 EEPROM. Like other static RAMs, there is no limit to the number of write cycles that can be performed. Since the access time, read cycle, and write cycle are less than 250ns and require only + 5 volts, no additional support circuitry is needed for interface to a microprocessor.


Figure 1. Pin Connection

PIN NAMES

| | |
|-----------------|---------------------|
| A0-A10 | Address Inputs |
| Ē | Chip Enable |
| GND | Ground |
| V _{CC} | 5 Volts |
| W | Write Enable |
| Ḡ | Output Enable |
| DQ0-DQ7 | Data Inputs/Outputs |

Figure 2. Block Diagram



TRUTH TABLE

| V _{CC} | \bar{E} | \bar{G} | \bar{W} | Mode | DQ |
|--|--|--|--|-----------------------------------|---|
| <V _{CC(max)} >V _{CC(min)} | V _{IH} V _{IL} V _{IL} V _{IL} | X X V _{IL} V _{IH} | X V _{IL} V _{IH} V _{IH} | Deselect Write Read Read | High-Z D _{IN} D _{OUT} High-Z |
| <V _{PFD(min)} >V _{SO} | X | X | X | Power-Fail Deselect | High-Z |
| ≤V _{SO} | X | X | X | Battery Back-up | High-Z |

52E D ■ 7929237 0038348 10T ■ SGTH

T-46-23-12

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|-----------|---|--------------|------|
| V_I | Voltage On Any Pin Relative to Ground | -0.3 to +7.0 | V |
| T_A | Ambient Operating Temperature | 0 to +70 | °C |
| T_{STG} | Ambient Storage (V_{CC} Off) Temperature | -40 to +85 | °C |
| P_D | Total Device Power Dissipation | 1 | W |
| I_{OUT} | Output Current Per Pin | 20 | mA |

NOTE: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION: Under no conditions can the "Absolute Maximum Rating" for the voltage on any pin be exceeded since it will cause permanent damage. Specifically, do not perform the "standard" continuity test on any input or output pin, i.e. do not force these pins below -0.3V DC.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

| Symbol | Parameter | Min. | Max. | Unit | Notes |
|----------|------------------------------|------|-----------------|------|-------|
| V_{CC} | Supply Voltage (MK48Z02) | 4.75 | 5.5 | V | 1 |
| V_{CC} | Supply Voltage (MK48Z12) | 4.5 | 5.5 | V | 1 |
| GND | Ground | 0 | 0 | V | 1 |
| V_{IH} | Logic "1" Voltage All Inputs | 2.2 | $V_{CC} + 0.3V$ | V | 1 |
| V_{IL} | Logic "0" Voltage All Inputs | -0.3 | 0.8 | V | 1, 2 |

DC ELECTRICAL CHARACTERISTICS


(0°C ≤ T_A ≤ 70°C; $V_{CC\ max} \geq V_{CC} \geq V_{CC\ min}$)

| Symbol | Parameter | Min. | Max. | Unit | Note |
|-----------|---|------|------|------|------|
| I_{CC1} | Average V_{CC} Power Supply Current | | 80 | mA | 3 |
| I_{CC2} | TTL Standby Current ($\bar{E} = V_{IH}$) | | 3 | mA | |
| I_{CC3} | CMOS Standby Current ($\bar{E} \geq V_{CC} - 0.2V$) | | 1 | mA | |
| I_{IL} | Input Leakage Current (Any Input) | -1 | 1 | μA | 4 |
| I_{OL} | Output Leakage Current | -5 | 5 | μA | 4 |
| V_{OH} | Output Logic "1" Voltage ($I_{OUT} = -1.0mA$) | 2.4 | | V | |
| V_{OL} | Output Logic "0" Voltage ($I_{OUT} = 2.1mA$) | | 0.4 | V | |

AC TEST CONDITIONS

| | |
|--|--------------|
| Input Levels | 0.6V to 2.4V |
| Transition Times | 5ns |
| Input and Output Timing Reference Levels | 0.8V or 2.2V |

EQUIVALENT OUTPUT LOAD DIAGRAM



CAPACITANCE

(T_A = 25°C)

| Symbol | Parameter | Max. | Notes |
|------------------|--------------------------------------|-------|-------|
| C _i | Capacitance on all pins (except D/Q) | 7 pF | 4 |
| C _{D/Q} | Capacitance on D/Q pins | 10 pF | 4, 5 |

Notes :

1. All voltages referenced to GND.
2. Negative spikes of -1.0 volt allowed for up to 10ns once per cycle.
3. I_{CC1} measured with outputs open.
4. Measured with V_{CC} ≥ V_I ≥ GND and outputs deselected.
5. Effective capacitance calculated from the equation $C = I \Delta V / \Delta V$ with $\Delta V = 3$ volts and power supply at 5.0V.

52E D ■ 7929237 0038350 868 ■ SGTH

T-46-23-12

OPERATION


READ MODE

The MK48Z02/12 is in the Read Mode whenever \bar{W} (Write Enable) is high and \bar{E} (Chip Enable) is low, providing a ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs (A_n) defines which one of 2,048 bytes of data is to be accessed.

Valid data will be available to the eight data Output

Drivers within t_{AA} after the last address input signal is stable, providing that the \bar{E} and \bar{G} access times are satisfied. If \bar{E} or \bar{G} access times are not met, data access will be measured from the limiting parameter (t_{CEA} or t_{OEA}), rather than the address. The state of the eight Data I/O signals is controlled by the \bar{E} and \bar{G} control signals. The data lines may be in an indeterminate state between t_{OH} and t_{AA} , but the data lines will always have valid data at t_{AA} .

Figure 3. Read-Read-Write Timing



AC ELECTRICAL CHARACTERISTICS (Read Cycle Timing)

($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC\text{max}} \geq V_{CC} \geq V_{CC\text{min}}$)

| Symbol | Parameter | 48Z02-12 | | 48Zx2-15 | | 48Zx2-20 | | 48Zx2-25 | | Unit | Note |
|-----------|----------------------------|----------|------|----------|------|----------|------|----------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t_{RC} | Read Cycle Time | 120 | | 150 | | 200 | | 250 | | ns | |
| t_{AA} | Address Access Time | | 120 | | 150 | | 200 | | 250 | ns | 1 |
| t_{CEA} | Chip Enable Access Time | | 120 | | 150 | | 200 | | 250 | ns | 1 |
| t_{OEA} | Output Enable Access Time | | 75 | | 75 | | 80 | | 90 | ns | 1 |
| t_{CEZ} | Chip Enable Hi to High-Z | | 30 | | 35 | | 40 | | 50 | ns | |
| t_{OEZ} | Output Enable Hi to High-Z | | 30 | | 35 | | 40 | | 50 | ns | |
| t_{OH} | Valid Data Out Hold Time | 15 | | 15 | | 15 | | 15 | | ns | 1 |

Note: Measured using the Output Load Diagram shown Page 4.


52E D ■ 7929237 0038351 7T4 ■ SGTH

WRITE MODE

The MK48Z02/12 is in Write Mode whenever the \bar{W} and \bar{E} inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either \bar{W} or \bar{E} . A Write is terminated by the earlier rising edge of \bar{W} or \bar{E} . The addresses must be held valid throughout the cycle. \bar{W} or \bar{E} must return high for a minimum of t_{WR} prior to the initiation of another Read or Write Cycle. Data-in must be valid for t_{DS} prior to the End of Write and remain valid for t_{DH} afterward.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force \bar{W} or \bar{E} high during power-up to protect memory after V_{CC} reaches $V_{CC}(\min)$ but before the processor stabilizes.

The MK48Z02/12 \bar{G} input is a DON'T CARE in the write mode, \bar{G} can be tied low and two-wire RAM control can be implemented. A low on \bar{W} will disable the outputs t_{WEZ} after \bar{W} falls. Take care to avoid bus contention when operating with two-wire control.

Figure 4. Write-Write-Read Timing**AC ELECTRICAL CHARACTERISTICS (Write Cycle Timing)**(0°C ≤ T_A ≤ 70°C; V_{CCmax} ≥ V_{CC} ≥ V_{CCmin})

| Symbol | Parameter | 48Z02-12 | | 48Zx2-15 | | 48Zx2-20 | | 48Zx2-25 | | Unit | Note |
|------------------|-------------------------------|----------|------|----------|------|----------|------|----------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t _{WC} | Write Cycle Time | 120 | | 150 | | 200 | | 250 | | ns | |
| t _{AS} | Address Setup Time | 0 | | 0 | | 0 | | 0 | | ns | |
| t _{AW} | Address Valid to End of Write | 90 | | 120 | | 140 | | 180 | | ns | |
| t _{CEW} | Chip Enable to End of Write | 75 | | 90 | | 120 | | 160 | | ns | |
| t _{WEW} | Write Enable to End of Write | 75 | | 90 | | 120 | | 160 | | ns | |
| t _{WR} | Write Recovery Time | 10 | | 10 | | 10 | | 10 | | ns | |
| t _{DS} | Data Setup Time | 35 | | 40 | | 60 | | 100 | | ns | |
| t _{DH} | Data Hold Time | 5 | | 5 | | 5 | | 5 | | ns | |
| t _{WEZ} | Write Enable Low to High-Z | | 40 | | 50 | | 60 | | 80 | ns | |

DATA RETENTION MODE

With V_{CC} applied, the MK48Z02/12 operates as a conventional BYTEWIDE static RAM. However, V_{CC} is being constantly monitored. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. The MK48Z02 has a V_{PFD} (max) - V_{PFD} (min) window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus 10%. The MK48Z12 has a V_{PFD} (max) - V_{PFD} (min) window of 4.5 volts to 4.2 volts, allowing users constrained to a 10% power supply specification to use the device.

Note : A mid-write cycle power failure may corrupt data at the current address location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time does not exceed t_f . The MK48Z02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling V_{CC} . Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external V_{CC} to the RAM and disconnects the battery when V_{CC} rises above V_{SO} . As V_{CC} rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after the first write, and normal RAM operation resumes. Figure 5 illustrates how a BOK check routine could be structured.

Normal RAM operation can resume t_{REC} after V_{CC} exceeds V_{PFD} (max). Caution should be taken to keep \bar{E} or \bar{W} high as V_{CC} rises past V_{PFD} (min) as some systems may perform inadvertent write cycles after V_{CC} rises but before normal system operation begins.

Figure 5. Checking the BOK Flag Status





Figure 6. Power-Down/Power-Up Timing



DC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Trip Point Voltages)

(0°C ≤ T_A ≤ +70°C)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Note |
|-------------------|---------------------------------------|------|------|------|------|------|
| V _{PF} D | Power-Fail Deselect Voltage (MK48Z02) | 4.50 | 4.6 | 4.75 | V | 1 |
| V _{PF} D | Power-Fail Deselect Voltage (MK48Z12) | 4.20 | 4.3 | 4.50 | V | 1 |
| V _{SO} | Battery Back-Up Switchover Voltage | | 3 | | V | 1 |

AC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Timing)

(0°C ≤ T_A ≤ +70°C)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|------|------|------|-------|
| t _{PD} | \bar{E} or \bar{W} at V _{IH} before Power Down | 0 | | | ns | |
| t _F | V _{PF} D (max) to V _{PF} D (min) V _{CC} Fall Time | 300 | | | μs | 2 |
| t _{FB} | V _{PF} D (min) to V _{SO} V _{CC} Fall Time | 10 | | | μs | 3 |
| t _{RB} | V _{SO} to V _{PF} D (min) V _{CC} Rise Time | 1 | | | μs | |
| t _R | V _{PF} D (min) to V _{PF} D (max) V _{CC} Rise Time | 0 | | | μs | |
| t _{REC} | \bar{E} or \bar{W} at V _{IH} after Power Up | 2 | | | ms | |

Notes :

- All voltages referenced to GND.
- V_{PF}D (max) to V_{PF}D (min) fall times of less than t_F may result in deselection/write protection not occurring until 50μs after V_{CC} passes V_{PF}D (min).
- V_{PF}D (min) to V_{SO} fall times of less than t_{FB} may cause corruption of RAM data.

52E D ■ 7929237 0038354 403 ■ SGTH

DATA RETENTION TIME**About Figure 7**

Figure 7 illustrates how expected MK48Z02/12 battery life is influenced by temperature. The life of the battery is controlled by temperature and is virtually independent of the percentage of time the MK48Z02/12 spends in battery back-up mode.

Battery life predictions presented in Figure 7 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's ongoing battery testing since it began in 1982, we believe the likelihood of such failure mechanisms surfacing is extremely poor. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at 25°C to produce a 2.4 volt closed-circuit voltage across a 250K ohm load resistance.

A Special Note : The summary presented in Figure 7 represents a conservative analysis of the data presently available. While SGS-THOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final ; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 7. They are labeled "Average (t_{50%})" and "(t_{1%})". These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected

life at 70°C is at issue, Figure 7 indicates that a particular MK48Z02/12 has a 1% chance of having a battery failure 11 years into its life and a 50% chance of failure at the 20 year mark. Conversely, given a sample of devices, 1% of them can be expected to experience battery failure within 11 years ; 50% of them can be expected to fail within 20 years.

The t_{1%} figure represents the practical onset of wear-out, and is therefore suitable for use in what would normally be thought of as a worst-case analysis. The t_{50%} figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last "t_{50%}".

Battery life is defined as beginning on the date of manufacture. Each MK48Z02/12 is marked with a nine digit manufacturing date code in the form H99XXYYZZ, example: H995B9231 is H-fabricated in Carrollton, TX; 9- assembled in Muar, Malaysia; 9-tested in Muar, Malaysia; 5B-lot designator; 9231-assembled in the year 1992, work week 31.

CALCULATING PREDICTED BATTERY LIFE

As Figure 7 indicates, the predicted life of the battery in the MK48Z02/12 is a function of temperature. The back-up current required by the memory matrix in the MK48Z02/12 is so low that it has negligible influence on battery life.

Because predicted battery life is dependent upon application controlled variables, only the user can estimate predicted battery life in a given design. As long as ambient temperature is held reasonably constant, expected life can be read directly from Figure 7. If the MK48Z02/12 spends an appreciable amount of time at a variety of temperatures, the following equations should be used to estimate battery life.

1

Predicted Battery Life = _____

$$\frac{1}{\left[\frac{TA_1}{TT} / BL_1 \right] + \left[\frac{TA_2}{TT} / BL_2 \right] + \dots + \left[\frac{TA_n}{TT} / BL_n \right]}$$

Where: TA₁, TA₂, TA_n = Time at Ambient Temperature 1, 2, etc.

TT = Total Time = TA₁ + TA₂ + ... + TA_n

BL₁, BL₂, BL_n = Predicted Battery Lifetime at Temp 1, Temp 2, etc (see Figure 7).

52E D ■ 7929237 0038355 34T ■ SGTH

EXAMPLE PREDICTED BATTERY LIFE CALCULATION


A cash register/terminal operates in an environment where the MK48Z02/12 is exposed to tem

peratures of 30°C or less for 3066 hrs/yr ; temperatures greater than 25°C, but less than 40°C for 5256 hrs/yr ; and temperatures greater than 40°C, but less than 70°C for the remaining 438 hrs/yr.

Reading predicted typical life values from Figure 7 ; BL₁ = 456 yrs., BL₂ = 175 yrs., BL₃ = 11.4 yrs.
 Total Time (TT) = 8760 hrs./yr. TA₁ = 3066 hrs./yr. TA₂ = 5256 hrs./yr. TA₃ = 438 hrs./yr.

$$\text{Predicted Typical Battery Life} \geq \frac{1}{\left[\frac{3066}{8760} \cdot 456\right] + \left[\frac{5256}{8760} \cdot 175\right] + \left[\frac{438}{8760} \cdot 11.4\right]} \geq 116.5 \text{ yrs.}$$


Figure 7. Predicted Battery Storage Life Versus Temperature



52E D ■ 7929237 0038356 286 ■ SGTH

ORDERING INFORMATION

T-46-23-12



For a list of available options of Package and Speed refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated.

For further information or any aspect of this device, please contact our Sales Office nearest to you.