



TRANSDIMENSION

**Interfacing  
OTG243  
USB Host/Function/OTG Controller  
to  
MCF5272 ColdFire Processor**

**Reference Design**

TransDimension Inc.  
2 Venture  
Irvine, CA 92618  
[www.transdimension.com](http://www.transdimension.com)

Phone: (949) 727-2020  
Fax: (949) 727-3232  
[sales@transdimension.com](mailto:sales@transdimension.com)  
[techsupport@transdimension.com](mailto:techsupport@transdimension.com)

TDI Document Number: MU2017

---

Rev. 1.00: September, 2002

The device and its documentation are provided “as is”. Transdimension hereby disclaims all warranties, express, statutory and implied, applicable to the software and its documentation and any related products, including, but not limited to, any warranty of merchantability, non-infringement or fitness for a particular purpose. Transdimension assumes no liability for any act or omission of the licensee. In no event shall Transdimension be liable for direct, special, indirect, incidental, punitive, exemplary or consequential damages, including, without limitation, loss of profits or revenue, loss of products, data or any associated equipment, cost of capital, cost of substituted equipment or parts, facilities or services, down-time or labor costs, even if Transdimension has been advised of the possibility thereof. The device and any related products are not designed, authorized, or warranted to be suitable for use in life-support devices or systems or other critical applications. Any such use and subsequent liabilities that may arise from such use are totally the responsibilities of the licensee.

© 2002, TransDimension Inc., All rights reserved.

All product names are trademarks or registered trademarks of their respective owners.

## Revision History

Version Number	Release Date	Notes
1.00	September, 2002	First release

Note: This document is subject to change without notice

## Contents

1.	Introduction.....	1
	1.1 System Overview .....	1
	1.2 References.....	2
	1.3 Notation.....	2
	1.4 Software .....	2
2.	Bus Interface .....	3
	2.1 Recommendations.....	3
	2.2 Required Procedure.....	3
	2.3 Hardware Design .....	3
	<i>Operating Mode: /EXVBO and TEST</i> .....	3
	<i>Bus Control: /CS, /RD, and /WR</i> .....	4
	<i>Address Bus: A<sub>8</sub>:A<sub>2</sub></i> .....	4
	<i>Data Bus: D<sub>31</sub>:D<sub>0</sub></i> .....	4
	<i>Hardware Reset: /RESET</i> .....	4
	<i>Interrupt: INT</i> .....	4
	<i>Crystal Oscillator and PLL: OSC<sub>1</sub> and OSC<sub>2</sub></i> .....	5
	<i>DMA: DRQ<sub>1</sub>, DACK<sub>1</sub>, EOT<sub>1</sub>, DRQ<sub>2</sub>, DACK<sub>2</sub>, and EOT<sub>2</sub></i> .....	5
	<i>Remote Wakeup: WAKEUP</i> .....	5
	<i>External Pull-Up: RPU</i> .....	5
	<i>OverCurrent: /OC</i> .....	6
	<i>Power On: /PO</i> .....	6
	2.4 Software Configuration.....	6
	<i>Bus Cycle Timing</i> .....	6
	<i>MCF5272 Chip Select Programming</i> .....	7
	<i>Software Controlled OTG243 Reset</i> .....	10
	<i>Software Controlled Remote Wakeup</i> .....	11
	<i>Interrupt: MCF5272 Configuration</i> .....	11
	<i>Interrupt: OTG243 Configuration</i> .....	12
	<i>USB System Initialization</i> .....	12
	2.5 OTG243 Access .....	12
	<i>OTG243 Memory Map</i> .....	12
	<i>OTG243 Register Access</i> .....	14
	<i>OTG243 On-Chip Memory Access</i> .....	14
3.	USB Port Circuits .....	15
	3.1 OTG243 Port 2 and Port 3 .....	15
	<i>USB Signal Lines</i> .....	15
	<i>USB Host Power Distribution</i> .....	16
	3.2 OTG243 Port 1.....	16
	<i>USB Signals</i> .....	16
	<i>VBus Circuit</i> .....	16
	<i>Software Considerations</i> .....	16
4.	Power and Ground .....	16
5.	Reference Design Schematics.....	17
6.	OTG243 Module for uCevolution Development Platform.....	17

7. Technical Support .....19

### 1. Introduction

#### 1.1 System Overview

TransDimension's OTG243 is a low cost, high-performance, easily programmable device designed specifically for embedded *USB host*, *USB function*, and USB On-The-Go (OTG) *dual role device* (DRD) applications. It can be configured to operate as:

- A standard USB OTG DRD controller (Port 1) and a standard USB 2-port host controller (Port 2 and Port 3).
- A standard USB 2-port host controller (Port 2 and Port 3), and a standard USB function controller (Port 1).
- A standard USB 3-port host controller (Port 1, Port 2 and Port 3).

The chip is designed for the embedded USB applications, especially mobile and post-PC products, including cell phones, palm platforms, personal digital assistants, set top boxes, home gateway systems, and Internet appliances. Peer-to-Peer communication is made simple with the OTG243 as USB connectivity may be achieved without the intervention of a personal computer. The block diagram for the OTG243 is shown below.




Figure 1: OTG243 block diagram

1	NC	21	V <sub>DD</sub>	41	D <sub>26</sub>	61	V <sub>DD</sub>	81	VBUS
2	D <sub>0</sub>	22	V <sub>DD</sub>	42	D <sub>27</sub>	62	V <sub>DD</sub>	82	VFB
3	D <sub>1</sub>	23	V <sub>SS</sub>	43	V <sub>SS</sub>	63	WAKEUP	83	/OC
4	D <sub>2</sub>	24	TEST	44	V <sub>DD</sub>	64	INT	84	/PO
5	V <sub>DD</sub>	25	NC	45	DP <sub>2</sub>	65	/RESET	85	ID
6	V <sub>DD</sub>	26	/CS	46	DM <sub>2</sub>	66	VBP	86	V <sub>SS</sub>
7	D <sub>3</sub>	27	/WR	47	DP <sub>3</sub>	67	A <sub>2</sub>	87	V <sub>DD</sub>
8	D <sub>4</sub>	28	/RD	48	DM <sub>3</sub>	68	A <sub>3</sub>	88	V <sub>DD</sub>
9	D <sub>5</sub>	29	D <sub>16</sub>	49	NC	69	A <sub>4</sub>	89	/EXVBO
10	D <sub>6</sub>	30	D <sub>17</sub>	50	NC	70	A <sub>5</sub>	90	DRQ <sub>1</sub>
11	D <sub>7</sub>	31	D <sub>18</sub>	51	NC	71	A <sub>6</sub>	91	DRQ <sub>0</sub>
12	V <sub>SS</sub>	32	D <sub>19</sub>	52	RPU	72	A <sub>7</sub>	92	DACK <sub>1</sub>
13	D <sub>8</sub>	33	D <sub>20</sub>	53	DP <sub>1</sub>	73	A <sub>8</sub>	93	DACK <sub>0</sub>
14	D <sub>9</sub>	34	D <sub>21</sub>	54	DM <sub>1</sub>	74	NC	94	EOT <sub>1</sub>
15	D <sub>10</sub>	35	D <sub>22</sub>	55	V <sub>SS</sub>	75	NC	95	EOT <sub>0</sub>
16	D <sub>11</sub>	36	D <sub>23</sub>	56	D <sub>28</sub>	76	AV <sub>DD</sub>	96	V <sub>SS</sub>
17	D <sub>12</sub>	37	V <sub>DD</sub>	57	D <sub>29</sub>	77	AV <sub>SS</sub>	97	AV <sub>SS</sub>
18	D <sub>13</sub>	38	V <sub>SS</sub>	58	D <sub>30</sub>	78	CEX <sub>1</sub>	98	OSC <sub>1</sub>
19	D <sub>14</sub>	39	D <sub>24</sub>	59	D <sub>31</sub>	79	V <sub>DD</sub>	99	OSC <sub>2</sub>
20	D <sub>15</sub>	40	D <sub>25</sub>	60	V <sub>SS</sub>	80	CEX <sub>2</sub>	100	AV <sub>DD</sub>

Figure 2: OTG243 pin assignment (LQFP)

## 1.2 References

General instructions on OTG243 interfacing are given in chapters 6 and 7 of the OTG243 data sheet (TDI document number: MU2001). This reference design describes a specific interfacing design of OTG243 with Motorola MCF5272 ColdFire®.

It is assumed that the user has knowledge on general principles of microprocessor interfacing, as well as some understanding on the Motorola MCF5272 and the OTG243. Reading Chapter 7 of USB Specification 2.0 is recommended.

## 1.3 Notation

For clarity, all OTG243 signal names in the following are in *italic bold*: e.g., *A<sub>4</sub>* and *VBUS*, and active low signals are written with leading “/”: e.g., */WR*.

MCF5272 names are in plain **bold**: e.g., **A4** and **nCS0**, and active low signals are written with leading “n”: e.g., **CS0** is written as **nCS0**.

## 1.4 Software

TransDimension, together with SoftConnex Inc, its wholly owned subsidiary, offer total solutions including controller chips, reference designs, development kits, firmware for microprocessor interfacing, HCD (host controller driver), HNP (Host Negotiation Protocol), SRP (Session Request Protocol) as well as *USB Host* and *Function* stacks running under most real time operating systems.

## 2. Bus Interface

### 2.1 Recommendations

For the MCF5272, we recommend that:

- The OTG243 is interfaced directly to MCF5272's system bus.
- The OTG243 operates in 16-bit mode (pin */EXVBO* pulled-down). This reference design has been tested in 16-bit mode, but should work just as well in 32-bit mode.
- The OTG243 is accessed through the MCF5272 chip-select as memory-mapped peripheral. Any of the chip-select signals **nCS[5:2]** can be programmed for an address location, with masking capabilities, port size, burst capability indication, and wait-state generation. **nCS2** is used for this reference design.
- The chosen chip-select is programmed to 16-bit access with a bus cycle compatible to that of the OTG243's.

The above recommendations are assumed throughout this document. Alternative interfacing schemes, such as 32-bit access to the OTG243, can function just as well.

### 2.2 Required Procedure

MCF5272 operates under big endian mode, but OTG243 operates under the little endian mode. Software is required to perform byte swapping for the data.

### 2.3 Hardware Design

This sub-section discusses hardware aspects of interfacing the OTG243 to the MCF5272. Software considerations are presented in Section 2.3.

The following signals of the OTG243 are involved in the bus interfacing. For simplicity and clarity, buffers are not inserted between the MCF5272 and the OTG243. One should use his/her own judgment on this issue based on a specific application.

*Operating Mode: /EXVBO and TEST*

*/EXVBO* should be pulled down for 16-bit operation, and the *TEST* pin must be grounded.



*Bus Control: /CS, /RD, and /WR*

In this reference design, the OTG243 is accessed through MCF5272's **nCS2** (base memory address 40000000). Thus OTG243 chip select **/CS**, read strobe **/RD**, and write strobe **/WR** should be tied to **nCS2**, **nOE/RD**, and **R/nW** of the MCF5272, respectively.

*Address Bus: A<sub>8</sub>:A<sub>2</sub>*

The OTG243 address bus **A<sub>8</sub>:A<sub>2</sub>** is connected to **A<sub>8</sub>:A<sub>2</sub>** of the MCF5272.

*Data Bus: D<sub>31</sub>:D<sub>0</sub>*

The lower 16-bit data bus of the OTG243 **D<sub>15</sub>:D<sub>0</sub>** should be connected to **D<sub>31</sub>:D<sub>16</sub>** of the MCF5272. This is due to MCF5272 data bus **D<sub>15</sub>:D<sub>0</sub>** becoming GPIO port C when configured as 16-bit external data bus. The upper 16-bit data bus of the OTG243 **D<sub>31</sub>:D<sub>16</sub>** should be pull-down with 15K resistors.

*Hardware Reset: /RESET*

For many applications, the OTG243 **/RESET** can be tied to MCF5272's system reset (**nRSTI** or **nRSTO**). However, it is recommended that a MCF5272 GPIO pin be allocated as the OTG243 hardware reset for flexibility of user software.

In this reference design, **PC12** (GPIO Port C bit 12) of the MCF5272 is assigned to the OTG243's **/RESET**, and its selection depends on the application. To improve reliability, a pull-up resistor is desired. An RC filter circuit is highly recommended to eliminate unexpected noise triggered reset.

*Interrupt: INT*

The interrupt signal **INT** generated by the OTG243 must be tied to one of the six **nINT<sub>n</sub>** pins of the MCF5272. In this reference design, MCF5272 pin **nINT2** is employed, and its selection again depends on the application.

Note that the active level (active high or active low) and the output type (totem-pole or wired OR) of the OTG243 **INT** pin are programmable. For this reference design, the OTG243 **INT** pin is to be programmed to active low, totem-pole operation. A pull-up resistor is recommended.

### Crystal Oscillator and PLL: $OSC_1$ and $OSC_2$

In the reference design, a 6 MHz parallel resonance quartz crystal is connected across  $OSC_1$  and  $OSC_2$ . The following circuit is recommended.




Figure 3: OTG243 crystal oscillator circuit

To meet the USB frequency accuracy and stability requirements, the crystal should have an accuracy and stability better than 200 ppm. For a 6 MHz resonance quartz crystal, the recommended ESR value should be less than 100  $\Omega$ .

### DMA: $DRQ_1$ , $DACK_1$ , $EOT_1$ , $DRQ_2$ , $DACK_2$ , and $EOT_2$

In this reference design, DMA is not tested and not supported.

When these signals are not used, proper connections should be made by pulling up or down according to the application.

The logic levels of  $DRQ_1$  and  $DRQ_2$  at the time of hardware reset determine the frequency of the oscillation imposed on the  $OSC_1$  and/or  $OSC_2$  pins. In this reference design, a 6 MHz crystal is employed. Therefore the  $DRQ_1$  and  $DRQ_2$  should be tied with pull-down resistors smaller than 10k $\Omega$ .

Since  $DACK_1$ ,  $DACK_2$ ,  $EOT_1$ , and  $EOT_2$  signals are all configured as inputs and active low signals right after reset, they should be pulled-up by resistors.

Note: Even though the MCF5272 has a one-channel DMA controller internal to MCF5272, which supports memory-to-memory DMA transfers that can be used for block data moves, it does not require any external signals for DMA transfer. It uses normal memory access signals for DMA transfer.

### Remote Wakeup: $WAKEUP$

This pin is only meaningful if Port 1 of the OTG243 is assuming the role of a USB function. In this reference design, a MCF5272 GPIO pin ( $PC13$ ) is assigned to it. Since  $WAKEUP$  is active high, a pull-down resistor is recommended.

### External Pull-Up: $RPU$

If the internal pull-up resistor does not satisfy the USB 1.5K $\Omega$  pull-up tolerance, an external 1.5K $\Omega$  +/- 1% can be connected from  $RPU$  signal to  $DP_1$  signal.

This pin should be left floating if external 1.5K $\Omega$  pull-up resistor is not used.

*OverCurrent: /OC*

It is recommended to add an external pull-up for OverCurrent signal.

*Power On: /PO*

This ganged power-on signal is an output, so it is OK to leave it floating if not used. However, do not use pull-up resistor if this signal is used in a low power application. If OTG243 is put into power-save mode with */PO* signal asserted, there will be unnecessary current leakage through this pull-up resistor.

## 2.4 Software Configuration

### *Bus Cycle Timing*

Bus cycle timing parameters for the OTG243 read/write operation are listed below. The OTG243 register read and register write cycles are illustrated in Figures 5 and 6, respectively.

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>
$t_{RPW}$	/RD pulse width	55		ns
$t_{WPW}$	/WR pulse width	55		ns
$t_{ACR}$	Access cycle recovery time	25		ns
$t_{ASL}$	Address setup time before /RD or /WR goes low	0		ns
$t_{AHH}$	Address hold time after /RD or /WR high	0		ns
$t_{DSW}$	Data setup time before /WR high	45		ns
$t_{DVR}$	Data valid time after /RD low		55	ns
$t_{DHR}$	Data hold time after /RD high		3	ns
$t_{DHW}$	Data hold time after /WR high	0		ns
$t_{CRWL}$	/CS low to /RD or /WR low	0		ns
$t_{RWCH}$	/RD or /WR high to /CS high	0		ns

Figure 4: OTG243 bus cycle timing parameters




Figure 5: OTG243 register read cycle




Figure 6: OTG243 register write cycle

### MCF5272 Chip Select Programming

Based on the OTG243 register read/write cycle specification, the chip select base registers (CSBR2) and the chip select option registers (CSOR2) for **nCS2** may be programmed according to the following:

**CSBR2**

Addr : 0x050

Default value after reset : 0x0000\_2300

Field	Bits	Function	Settings	Meaning	Default
BA	31:12	Base Address.	4000_0	Starting address	0000_2
EBI	11:10	External bus interface modes.	00	16/13-bit SRAM/ROM	00
BW	9:8	Bus width.	10	Word (16 bits)	11
SUPER	7	Supervisor mode.	0	User or Supervisor mode	0
TT	6:5	Transfer type.	00	Don't care, since CTM is not set.	00
TM	4:2	Transfer modifier.	000	Don't care, since CTM is not set.	000
CTM	1	Compare TM.	0	TT & TM register bits do not affect address match.	0
ENABLE	0	Enable	1	CS2 enabled	0

**CSOR2**

Addr : 0x054

Default value after reset : 0xFFFF\_F078

Field	Bits	Function	Settings	Meaning	Default
BAM	31:12	Address mask	FFFF_F	Compare address bits	FFFF_F
ASET	11	Address setup enable	1	Delay assertion of chip select for one CLK cycle after address is asserted. During write transfers, both chip select and <b>R/nW</b> are delayed by 1 clock cycle.	0
WRAH	10	Controls the address, data and attribute hold time after the termination, internal or external with /TA, of a write cycle that hits in the chip select address space.	1	Hold address, data, and attribute signals an extra cycle after <b>nCS2</b> and <b>R/nW</b> negate on writes	0
RDAH	9	Controls the address and attribute hold time after the termination, internal or external with /TA, of a read cycle that hits in the chip select address space.	1	Hold address and attribute signals an extra cycle after chip select negate on reads.	0
EXTBURST	8	Enable extended burst.	-	Vailid only for <b>nCS7</b> .	0
-	7	Reserved, should be cleared.			0
WS	6-2	Wait state generator	00011	3 wait states	11110
RW	1	RW and MRW determine whether the selected memory region is read only or write only.	0	Don't care since MRW is cleared.	0
MRW	0	MRW must be set for value of RW be taken into consideration.	0	Memory covered by chip select is read/write	0

**PBCNT**

Addr : 0x088

Default value after reset : 0x0000\_0000

Field	Bits	Function	Settings	Meaning	Default
PBCNT5	11:10	Port B Control Register. PB5/nTA select	00	Select PB5	00

Figure 7: MCF5272 register CSBR2, CSOR2, & PBCNT settings to generate **nCS2**




Figure 8: MCF5272 bus read cycle generated using parameters of Figure 7




Figure 9: MCF5272 bus write cycle generated using parameters of Figure 7

The memory map of **nCS2** is determined by 2 parameters. The content of BA field in CSBR2 register determines the starting address of the **nCS2**. The content of BAM field in CSOR2 register determines the memory block size of **nCS2**. In this design the starting address is set to 0x40000000, and the block size is set 4K byte.

The wait states are controlled by the combination of ASET, WRAH, RDAH, and WS fields in CSOR2 register. In this design, ASET, WRAH, and RDAH are set and WS is set to 3 wait states. Also, the transfer acknowledge (**nTA**) signal is not utilized but this signal is assigned as GPIO port **PB5** in this reference design.

Note that these settings are based on the assumption that the MCF5272 is running at an external 48 MHz oscillator. They are set for the MCF5272 to generate near-optimal access cycles satisfying the OTG243 specification. It is advised that one starts with a much looser (slower) set of timing parameters, such as 1FH, applied to the WS field of this CSOR2 register, and then have them fine-tuned towards optimal performance.

*Software Controlled OTG243 Reset*

It is assumed that **PC12** of the MCF5272 is employed to support software controlled */RESET* for the OTG243. The MCF5272 GPIO registers should be initialized according to Figure 12.

Register	Address	Register Full Name	Bit 12	Meaning	Default
PCDDR	0x0094	Port C Data Direction Register	1	output	0
PCDAT	0x0096	Port C Data Register	1	no reset	undefined

Figure 12: MCF5272 GPIO register settings to support software generated */RESET*

To issue an OTG243 reset through software, one must

Step 1: Write to GPIO register PCDAT with a bit pattern such that Bit 12 = 0. This asserts the active low OTG243 pin */RESET*.

Step 2: Wait for at least 40  $\mu$ s.

Step 3: Write to GPIO register PCDAT with a bit pattern such that Bit 27 = 1. This de-asserts the active low OTG243 pin */RESET*.

#### *Software Controlled Remote Wakeup*

It is assumed that **PC13** of the MCF5272 is employed to support software controlled */WAKEUP* for the OTG243 function operation. The MCF5272 GPIO registers should be initialized according to Figure 13.

Register	Address	Register Full Name	Bit 13	Meaning	Default
PCDDR	0x0094	Port C Data Direction Register	1	output	0
PCDAT	0x0096	Port C Data Register	0	no wakeup	undefined

Figure 13: MCF5272 GPIO register settings to support software generated *WAKEUP*

To issue a remote wakeup to the OTG243 through software, one must

Step 1: Write to GPIO register PCDAT with a bit pattern such that Bit 13 = 1. This asserts the active high OTG243 *WAKEUP*.

Step 2: Wait for at least 1  $\mu$ s.

Step 3: Write to GPIO register PCDAT with a bit pattern such that Bit 13 = 0. This de-asserts the active high OTG243 *WAKEUP*.

#### *Interrupt: MCF5272 Configuration*

In the following discussion, it is assumed that **nINT2** of the MCF5272 is connected to OTG243's *INT* pin, which has been programmed to be active low with totem-pole output.

The MCF5272's interrupt control registers should be initialized as follows:



Register	Address	Register Full Name	Bits	Bit Values	Meaning	Default
ICR1	0x020	Interrupt Control Register 1	27:24	1011	Interrupt priority level	0000
PITR	0x034	Programmable Interrupt Transition Register	30	0	Negative edge triggered	0

Figure 14: MCF5272 GPIO register settings to support OTG243 interrupt

Please note that the interrupt generated by the OTG243 is level sensitive. Caution must be taken when it is interfaced with an interrupt controller, such as the one in the MCF5272, that supports only edge-sensitive interrupt sources.

#### *Interrupt: OTG243 Configuration*

The software must configure the OTG243 before the MCF5272 enables the interrupt originated from it. The following steps must be carried out:

Step 1: Configure the OTG243 *INT* pin to be active low. This requires Bit 16 of the OTG243 HardwareMode Register (000H) be set to 0, which is the default.

Step 2: Configure the OTG243 *INT* pin to be totem-pole output. This requires Bit 21 of the IOConfiguration2 Register (04CH) to be set to 1 by user software. Note that the *INT* pin defaults to wired OR output, which should also work if a pull-up resistor is present.

Step 3: Enable interrupt sources on the OTG243 side, which involves four sets of registers as described in detail in Section 7.4 of the OTG243 Data Sheet.

#### *USB System Initialization*

It should be emphasized that all MCF5272 register settings and the OTG243 hardware system settings discussed above must be completed before the USB controllers within the OTG243 are activated.

## 2.5 OTG243 Access

### *OTG243 Memory Map*

The OTG243 control registers and internal memory blocks are accessed through a two-level memory map as shown in Figure 9. It should be emphasized that all registers and data accesses are in 32-bit double word (DWORD), even if the OTG243 is placed on a 16-bit bus. In the latter case, a pair of 16-bit accesses (first for the least significant 16-bits, and the second for the most significant two bytes) must be issued successfully by the microprocessor for reading or writing a single DWORD. Thus the least significant two bits of the address bus ( $A_1$  and  $A_0$ ) are always treated as 00b.

The MCF5272 communicates with the OTG243 through the *Primary Memory Map* (PMM), consisting of 128 DWORD registers. Thus all OTG243 accesses to the OTG243 are register reads or register writes. In other words, the microprocessor does not access the OTG243's internal memories.

The *ETD Memory* (128 DWORDs) and the *Data Memory* (1K DWORDs) inside the OTG243 are accessed through an address register named MemoryAccessStartAddress Register (0A4H), and a data port register called PIODataPort Register (02CH) using the standard two-stage access methodology. If the **MemoryAccessType** bit (Bit 15 of the MemoryAccessStartAddress register) is 0, the ETD Memory is accessed. Otherwise, the Data Memory is read from or written into.

It must be emphasized that the address specified in the MemoryAccessStartAddress register is in DWORDs, not in bytes, relative to the beginning of the ETD Memory or the Data Memory, respectively. Using burst read and burst write, the OTG243 supports fast data movement between the microprocessor and on-chip memory.




Figure 9: OTG243 memory map

*OTG243 Register Access*

In this reference design, the physical address used by the MCF5272 to access OTG243 address  $m$  in its PMP is  $40000000H + m$ , where  $000H \leq m \leq 1FFH$ . Note that the least significant two bits of  $m$  are always treated as 00B.

*OTG243 On-Chip Memory Access*

The ETD Memory (128 DWORDs) and Data Memory (1K DWORDs) can be accessed through a procedure called *Programmed I/O* (PIO), which is carried out as follows:

Step 1: Write into MemoryAccessStartAddress Register an *access word* indicating (i) memory segment - either ETD Memory or Data Memory; (ii) access address - offset to the beginning of the memory segment indicated in (i). Note that the unit of this address is DWORDs, not bytes; and (iii) intended access direction - Read or Write. Formats of the access word for the ETD Memory and that for the Data Memory are given in Figures 10 and 11, respectively.

Bit	Description
8:0	Address (relative to the beginning of the respective memory) in DWORDs.
14	Access direction. 1 for write and 0 for read.
15	Selection between ETD memory (0) and data memory (1).
13:9, 31:16	Reserved. Should be filled with 0's.

Figure 10: ETD Memory access word

Bit	Description
11:0	Address (relative to the beginning of the respective memory) in DWORDs.
14	Access direction. 1 for write and 0 for read.
15	Selection between ETD memory (0) and data memory (1).
13:12, 31: 16	Reserved. Should be filled with 0's.

Figure 11: Data Memory access word

Step 2: Wait until the PIO channel is ready by examining the **PIOReady** bit (Bit 0) of the PIOReady Register (044H). Continue to Step 3 only after the bit has become low.

Step 3: Write into, or read from the PIODataPort register (02CH) for one DWORD, or a block of consecutive DWORDs. In the latter case, the accessing address is increased automatically. The access direction (read/write) in this step should be consistent with that specified in the access word. (If not, the access direction indicated in the access word takes precedence.)

### 3. USB Port Circuits

This section discusses circuits between the USB ports of the OTG243 and their connectors. Note that these issues are generic and in fact independent to that of the MCF5272 interfacing. One should consult Chapter 7 of the USB specification 2.0, as well as Chapters 6 and 7 of the OTG243 data sheet for details.

#### 3.1 OTG243 Port 2 and Port 3

These two ports can only serve as standard downstream host ports. Thus they use USB Type A receptacles.

##### *USB Signal Lines*

Two 15 k $\Omega$  pull-down resistors are required on the **DP<sub>n</sub>** and **DM<sub>n</sub>** (n = 2, 3) data lines to support detection of a device connecting or disconnecting event.

To satisfy the impedance matching requirement, a 33  $\Omega$  resistor should be inserted between a USB data line (**DP<sub>n</sub>** or **DM<sub>n</sub>**) and its corresponding pin at the USB Type A connector.

If a port is not used, its  $DM_n$  and  $DP_n$  pins must be pulled down via 15 k $\Omega$  resistors. They cannot be grounded directly or be left floating.

### *USB Host Power Distribution*

In this reference design, TI's dual power-distribution switch TPS2042 is employed. When the current flowing through this device exceeds the current-limit threshold (0.9A) or a short is present, the  $/OC$  pin of the OTG243 is asserted. As an alternative, a poly-switch resettable device (nanoSMD100, specially made by RayChem/Tyco for USB applications) can be used.

A sufficiently large capacitor (more than 120  $\mu$ F) is applied to the VBus of each port, per USB specification. Ferrite beads are inserted in the VBus and ground circuits for EMI reduction.

## 3.2 OTG243 Port 1

This port can be configured as a standard USB host port, a standard USB function port, or an OTG port. The details are given in Section 6 of the OTG243 data sheet. In this reference design, Port 1 serves as a port for a USB OTG dual role device.

### *USB Signals*

The USB signal circuits for Port 1 (DM1, DP1) are similar to that of Port 2 and Port 3, except that the two pull-down resistors are integrated with the OTG transceiver circuit. In addition, this reference design chooses the internal pull-up resistor when the OTG243 assumes the role of a full speed USB function.

### *VBus Circuit*

In the reference design, the internal charge pump is used as the Vbus power source. As an A-Device, it supplies the power of 5V of up to 12 mA. As a B-Device, it is the power source for "VBus pulsing".

A capacitor of 0.47  $\mu$ F must be connected between OTG243 pins  $CEX_1$  and  $CEX_2$ . Two 2.2  $\mu$ F capacitors and a 10  $\mu$ H inductor constitutes a low pass filter for the charge pump output. A 10  $\Omega$  resistor and a 1  $\mu$ F capacitor serve as part of the voltage feedback.

### *Software Considerations*

Operating as a USB OTG controller, the OTG243 implements the HNP/SRP (Host Negotiation Protocol and Session Request Protocol), which configures Port 1 circuit dynamically. For details, please contact TransDimension technical support for details.

## **4. Power and Ground**

The chip can be used with a single DC power supply of 3.3V.  $V_{DD}$  and  $AV_{DD}$  should be connected at only one point on a printed circuit board. This also applies to  $V_{SS}$  and  $AV_{SS}$ .


All logic I/O pins are LVCTTL compatible, and 5V tolerant.

## **5. Reference Design Schematics**

The schematic drawing on Page 14 is based on several assumptions made in the above discussion. It must be modified according to one's application.

## **6. OTG243 Module for uCevolution Development Platform**

TransDimension has developed an OTG243 module (CXB243) that can be plugged into the soDIMM bus of the uCevolution Development Platform with uCdim ColdFire 5272 Microcontroller Module, allowing quick OTG243 evaluation and user software development. Contact TDI technical support for details.



## 7. Technical Support

Technical questions should be addressed to:

Technical Support  
TransDimension Inc.  
2 Venture  
Irvine, CA 92618, USA

+1 (949) 727-2020 x242 (phone)

+1 (949) 727-3232 (fax)

Email: [techsupport@transdimension.com](mailto:techsupport@transdimension.com)

---

For additional information, contact your TransDimension Sales Representative or the following:

INTERNET: <http://www.transdimension.com>

E-MAIL: [sales@transdimension.com](mailto:sales@transdimension.com), [techsupport@transdimension.com](mailto:techsupport@transdimension.com)

Headquarters: TransDimension Inc., 2 Venture, Irvine, CA 92618, USA. Tel: +1(949) 727-2020, Fax: +1(949) 727-3232  
Pete Todd, VP of Sales, E-mail: [ptodd@transdimension.com](mailto:ptodd@transdimension.com)

America: TransDimension Inc., 815 West Market St., Suite 804, Louisville, KY 40202, USA. Tel: +1(502)992-3226  
Larry Hayden, E-mail: [lhayden@transdimension.com](mailto:lhayden@transdimension.com)

Japan: TransDimension Inc., OYA Bldg. 5, 3 Chome-9-6, Nishishinjuku, Shinjuku-ku, Tokyo, Japan. Tel: +81(3) 5308-7525,  
Fax: +81(3) 5308 7526 Masanori Sugane, E-mail: [sugane@alto.ocn.ne.jp](mailto:sugane@alto.ocn.ne.jp)

Asia (excluding Japan): TransDimension Inc., 3 Ubi Ave 3, #05-01 Crocodile House, Singapore, 408857. Tel: +65 6743 9179, Fax +65 6741 4393  
T. L. Nge, E-mail: [tlnge@transdimension.com](mailto:tlnge@transdimension.com)

Europe: TransDimension Inc., 7 The Orchard, Hilton, Derbyshire, UK, DE65 5JF. Tel: +44 1283 730045, Fax: +44 1283 730651  
Neil Huntingdon, E-mail: [nhuntingdon@transdimension.com](mailto:nhuntingdon@transdimension.com)

Worldwide Reps.: See detailed listing for your area TransDimension representative by viewing <http://www.transdimension.com>.

