


8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

The MC74AC323/74ACT323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the MC74AC299/74ACT299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q₀ and Q₇ to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT323 Has TTL Compatible Inputs




**Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)**

PIN NAMES

CP	Clock Pulse Input
DS ₀	Serial Data Input for Right Shift
DS ₇	Serial Data Input for Left Shift
S ₀ , S ₁	Mode Select Inputs
SR	Synchronous Master Reset
OE ₁ , OE ₂	3-State Output Enable Inputs
I/O ₀ –I/O ₇	Multiplexed Parallel Data Inputs or 3-State Parallel Data Outputs
Q ₀ , Q ₇	Serial Outputs

**MC74AC323
MC74ACT323**

**8-INPUT UNIVERSAL SHIFT/
STORAGE REGISTER WITH
SYNCHRONOUS RESET
AND COMMON I/O PINS**



N SUFFIX
CASE 738-03
PLASTIC



DW SUFFIX
CASE 751D-04
PLASTIC





Figure 2. LOGIC SYMBOL

MC74AC323 MC74ACT323



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. LOGIC DIAGRAM

FUNCTIONAL DESCRIPTION

The MC74AC323/74ACT323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 as shown in the Mode Select Table. All flip-flop outputs are brought out through 3 state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{SR} overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of

TRUTH TABLE

Inputs				Response
\overline{SR}	S_1	S_0	CP	
L	X	X	⊓	Synchronous Reset; $Q_0 - Q_7 = \text{LOW}$
H	H	H	⊓	Parallel Load; $I/O_n \rightarrow Q_n$
H	L	H	⊓	Shift Right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1, \text{etc.}$
H	H	L	⊓	Shift Left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6, \text{etc.}$
H	L	L	X	Hold

H = HIGH Voltage Level X = Immortal

L = LOW Voltage Level ⊓ = LOW-to-HIGH Clock Transition

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{in}	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V_{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I_{in}	DC Input Current, per Pin	± 20	mA
I_{out}	DC Output Sink/Source Current, per Pin	± 50	mA
I_{CC}	DC V_{CC} or GND Current per Output Pin	± 50	mA
T_{stg}	Storage Temperature	-65 to +150	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	'AC	2.0	5.0	V
		'ACT	4.5	5.0	
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Ref. to GND)	0		V_{CC}	V
t_r, t_f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	$V_{CC} @ 3.0 \text{ V}$	150		ns/V
		$V_{CC} @ 4.5 \text{ V}$	40		
		$V_{CC} @ 5.5 \text{ V}$	25		
t_r, t_f	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	$V_{CC} @ 4.5 \text{ V}$	10		ns/V
		$V_{CC} @ 5.5 \text{ V}$	8.0		
T_J	Junction Temperature (PDIP)			140	°C
T_A	Operating Ambient Temperature Range	-40	25	85	°C
I_{OH}	Output Current — High			-24	mA
I_{OL}	Output Current — Low			24	mA

1. V_{in} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times.

2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

MC74AC323 MC74ACT323

DC CHARACTERISTICS

Symbol	Parameter	V_{CC} (V)	74AC		74AC	Unit	Conditions		
			$T_A = +25^\circ C$		$T_A = -40^\circ C$ to $+85^\circ C$				
			Typ	Guaranteed Limits					
V_{IH}		3.0 4.5 5.5	1.5	2.1	2.1	V	$V_{OUT} = 0.1 V$ $V_{CC} - 0.1 V$		
V_{IL}			2.25	3.15	3.15				
V_{IL}			2.75	3.85	3.85				
V_{OH}		3.0 4.5 5.5	1.5	0.9	0.9	V	$V_{OUT} = 0.1 V$ $V_{CC} - 0.1 V$		
V_{OH}			2.25	1.35	1.35				
V_{OH}			2.75	1.65	1.65				
V_{OL}		3.0 4.5 5.5	2.99	2.9	2.9	V	$I_{OUT} = -50 \mu A$		
V_{OL}			4.49	4.4	4.4				
V_{OL}			5.49	5.4	5.4				
V_{OL}		3.0 4.5 5.5		2.56	2.46	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $-12 mA$ I_{OH} $-24 mA$ $-24 mA$		
V_{OL}				3.86	3.76				
V_{OL}				4.86	4.76				
I_{IN}		3.0 4.5 5.5	0.002	0.1	0.1	V	$I_{OUT} = 50 \mu A$		
I_{IN}			0.001	0.1	0.1				
I_{IN}			0.001	0.1	0.1				
I_{OZT}		3.0 4.5 5.5		0.36	0.44	V	$V_I (OE) = V_{IL}, V_{IH}$ $V_I = V_{CC}, GND$ $V_O = V_{CC}, GND$		
I_{OZT}				0.36	0.44				
I_{OLD}		3.0 4.5 5.5		0.36	0.44	mA	$V_{OLD} = 1.65 V$ Max		
I_{OHD}					75				
I_{OHD}		3.0 4.5 5.5			-75	mA	$V_{OHD} = 3.85 V$ Min		
I_{CC}					80				
I_{CC}		5.5		8.0	80	μA	$V_{IN} = V_{CC}$ or GND		

* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC} .

MC74AC323 MC74ACT323

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V_{CC}^* (V)	74AC		74AC		Unit	Fig. No.		
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$					
			Min	Max	Min	Max				
f_{max}	Maximum Input Frequency	3.3 5.0					MHz	3-3		
t_{PLH}	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0					ns	3-6		
t_{PHL}	Propagation Delay CP to Q ₀ or Q ₇	3.3 5.0					ns	3-6		
t_{PLH}	Propagation Delay CP to I/O _n	3.3 5.0					ns	3-6		
t_{PHL}	Propagation Delay CP to I/O _n	3.3 5.0					ns	3-6		
t_{PZH}	Output Enable Time	3.3 5.0					ns	3-7		
t_{PZL}	Output Enable Time	3.3 5.0					ns	3-8		
t_{PHZ}	Output Disable Time	3.3 5.0					ns	3-7		
t_{PLZ}	Output Disable Time	3.3 5.0					ns	3-8		

* Voltage Range 3.3 V is 3.3 V ± 0.3 V.

Voltage Range 5.0 V is 5.0 V ± 0.5 V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC}^* (V)	74AC		74AC	Unit	Fig. No.
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ $\text{to } +85^\circ C$ $C_L = 50 \text{ pF}$		
			Typ	Guaranteed Minimum			
t_s	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0				ns	3-9
t_h	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	3.3 5.0				ns	3-9
t_s	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	3.3 5.0				ns	3-9
t_h	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	3.3 5.0				ns	3-9
t_s	Setup Time, HIGH or LOW SR to CP	3.3 5.0				ns	3-9
t_h	Hold Time, HIGH or LOW \overline{SR} to CP	3.3 5.0				ns	3-9
t_w	CP Pulse Width HIGH or LOW	3.3 5.0				ns	3-6

* Voltage Range 3.3 V is 3.3 V ± 0.3 V.

Voltage Range 5.0 V is 5.0 V ± 0.5 V.

MC74AC323 MC74ACT323

DC CHARACTERISTICS

Symbol	Parameter	V_{CC} (V)	74ACT		74ACT	Unit	Conditions
			$T_A = +25^\circ C$		$T_A = -40^\circ C$ to $+85^\circ C$		
			Typ	Guaranteed Limits			
V_{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V_{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V_{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50 \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	* $V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -24 mA$
V_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	* $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 24 mA$
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I_{OZT}	Maximum 3-State Current	5.5		± 0.6	± 6.0	μA	$V_I (OE) = V_{IL}, V_{IH}$ $V_I = V_{CC}, GND$ $V_O = V_{CC}, GND$
ΔI_{CCT}	Additional Max. I_{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1 V$
I_{OLD}	†Minimum Dynamic Output Current	5.5			75	mA	$V_{OLD} = 1.65 V$ Max
		5.5			-75	mA	$V_{OHD} = 3.85 V$ Min
I_{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	μA	$V_{IN} = V_{CC}$ or GND

* All outputs loaded; thresholds on input associated with output under test.

† Maximum test duration 2.0 ms, one output loaded at a time.

MC74AC323 MC74ACT323

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Unit	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF					
			Min	Typ	Max	Min	Max				
f _{max}	Maximum Input Frequency	5.0	120	125		110		MHz	3-3		
t _{PLH}	Propagation Delay CP to Q ₀ or Q ₇	5.0	5.0	9.0	12.5	4.0	14	ns	3-6		
t _{PHL}	Propagation Delay CP to Q ₀ or Q ₇	5.0	5.0	9.0	13.5	4.5	15	ns	3-6		
t _{TPLH}	Propagation Delay CP to I/O _n	5.0	5.0	8.5	12.5	4.5	14.5	ns	3-6		
t _{TPHL}	Propagation Delay CP to I/O _n	5.0	6.0	10	14.5	5.0	16	ns	3-6		
t _{PZH}	Output Enable Time	5.0	3.5	7.5	11	3.0	12.5	ns	3-7		
t _{PZL}	Output Enable Time	5.0	3.5	7.5	11.5	3.0	13	ns	3-8		
t _{PHZ}	Output Disable Time	5.0	4.0	8.5	12.5	3.0	13.5	ns	3-7		
t _{PLZ}	Output Disable Time	5.0	3.0	8.0	11.5	2.5	12.5	ns	3-8		

* Voltage Range 5.0 V is 5.0 V ±0.5 V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Unit	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF					
			Typ	Guaranteed Minimum							
t _s	Setup Time, HIGH or LOW S ₀ or S ₁ to CP	5.0	2.0	5.0		5.0		ns	3-9		
t _h	Hold Time, HIGH or LOW S ₀ or S ₁ to CP	5.0	0	1.5		1.5		ns	3-9		
t _s	Setup Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	1.0	4.0		4.5		ns	3-9		
t _h	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	5.0	0	1.0		1.0		ns	3-9		
t _s	Setup Time, HIGH or LOW SR to CP	5.0	1.0	2.5		2.5		ns	3-9		
t _h	Setup Time, HIGH or LOW SR to CP	5.0	0	1.0		1.0		ns	3-9		
t _w	CP Pulse Width HIGH or LOW	5.0	2.0	4.0		4.5		ns	3-6		

* Voltage Range 5.0 V is 5.0 V ±0.5 V.


CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	170	pF	V _{CC} = 5.0 V

MC74AC323 MC74ACT323

OUTLINE DIMENSIONS

N SUFFIX
 PLASTIC DIP PACKAGE
 CASE 738-03
 ISSUE E



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.010	1.070	25.66	27.17
B	0.240	0.260	6.10	6.60
C	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

MC74AC323 MC74ACT323

OUTLINE DIMENSIONS

DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D-04
ISSUE E



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.65	12.95	0.499	0.510
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Notes

Notes

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303-308-7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access –
then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001-800-4422-3781
Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local
Sales Representative.