
Four Bit Universal Shift Register

The MC10141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

> $P_D = 425 \text{ mW typ/pkg}$ (No Load) fShift = 200 MHz typ t_r , $t_f = 2.0$ ns typ (20%–80%)



TRUTH TABLE

SEL	ECT			OUTF	PUTS	
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	Q2 _{n+1}	Q3 _{n+1}
L	L	Parallel Entry	D0	D1	D2	D3
L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR
Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n
Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n

*Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).

MC10141 L SUFFIX CERAMIC PACKAGE CASE 620-10 P SUFFIX PLASTIC PACKAGE

CASE 648-08 **FN SUFFIX** PLCC CASE 775-02

> DIP **PIN ASSIGNMENT**

	1		\sim		
VCC1		1		16	V _{CC2}
Q2		2		15	Q1
Q3		3		14	Q0
С		4		13	DL
DR		5		12	D0
D3		6		11	D1
S2		7		10	S1
V_{EE}		8		9	D2


Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11 of the Motorola MECL Data Book (DL122/D).



3/93

MC10141

SHIFT FREQUENCY TEST CIRCUIT



MC10141

ELECTRICAL CHARACTERISTICS

					-	Test Limits	3			
		Pin Under	-30)°C		+25°C		+8	5°C	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	١E	8		112		82	102		112	mAdc
Input Current	l _{in} H	5 6 7 4		350 350 390 425			220 220 245 265		220 220 245 265	μAdc
	l _{inL}	12	0.5		0.5			0.3		μAdc
Output Voltage Logic 1	VOH	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	VOL	3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Logic 1	VOHA (Note 1.)	3 3 3 3	-1.080 -1.080 -1.080 -1.080		-0.980 -0.980 -0.980 -0.980			-0.910 -0.910 -0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA (Note 1.)	3 3 3 3		-1.655 -1.655 -1.655 -1.655			-1.630 -1.630 -1.630 -1.630		-1.595 -1.595 -1.595 -1.595	Vdc
Switching Times (50Ω Load)										ns
Propagation Delay Setup TIme (t _{Setup}) Hold Time (t _{hold})	t ₄₊₃₊ t ₁₂₊₄₊ t ₁₀₊₄₊ t ₄₊₁₂₊	3 14 14 14	1.7 2.5 5.5 1.5	3.9	1.8 2.5 5.0 1.5	2.9	3.8	2.0 2.5 5.5 1.5	4.2	
Rise Time (20 to 80%)	t3+	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6	
Fall Time (20 to 80%)	t3_	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6	
Shift Frequency	^f shift		150		150	200		150		MHz
1. These tests to be performed i	n sequence	as shown.	P1	V _{IL}	P2		v _{iha} V _{il}	P3	V _{ILA}	-

See shift frequency test circuit for test procedures.
 Reset to zero before performing test.
 Reset to one before performing test.


ELECTRICAL CHARACTERISTICS (continued)

VILmin -1.890 -1.850 -1.825 LTAGE API VILmin 12 12 Note 3. Note 3.	VIHAmin -1.205 -1.105 -1.035 VIHAmin VIHAmin 6	VILAmax -1.500 -1.475 -1.440 INS LISTED VILAmax 	VEE -5.2 -5.2 BELOW VEE 8 8 8 8 8 8 8 8 8 8 8 8 8	P1	P2	P3	(Vcc) Gnd 1, 16 1, 16
-1.850 -1.825 LTAGE API VILmin 12 12 Note 3.	-1.105 -1.035 PLIED TO PI	-1.500 -1.475 -1.440 NS LISTED VILAmax	5.2 5.2 BELOW VEE 8 8 8 8 8 8 8 8 8 8 8 8 8	4444		P3	Gnd 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
-1.825 LTAGE API VILmin 12 Note 3.	-1.035	-1.440 NS LISTED VILAmax	5.2 BELOW VEE 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	4444		P3	Gnd 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
LTAGE API	PLIED TO P	NS LISTED	BELOW VEE 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	4444		P3	Gnd 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
VILmin 12 Note 3.	VIHAmin	VILAmax	VEE 8 8 8 8 8 8 8 8 8 8 8 8 8	4444		P3	Gnd 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
12 Note 3.			8 8 8 8 8 8 8 8 8 8 8 8 8	4444		P3	Gnd 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Note 3.	6	7	8 8 8 8 8 8 8 8 8 8 8 8	4			1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Note 3.	6	7	8 8 8 8 8 8 8 8 8 8	4			1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16
Note 3.	6	7	8 8 8 8 8	4			1, 16 1, 16 1, 16
	6	7	8 8 8	4			1, 16 1, 16
	6	7	8 8	4			1, 16
	6	7	8				
			8		4	4	1, 16 1, 16
Note 4. Note 4.		6 7	8 8 8	4 4	4	4	1, 16 1, 16 1, 16 1, 16 1, 16
			–3.2 V				+2.0 V
			8 8 8 8				1, 16 1, 16 1, 16 1, 16 1, 16
			8				1, 16
			8				1, 16
			8				1, 16
					8 8 8 8		

See shift frequency test circuit for test procedures.
 Reset to zero before performing test.
 Reset to one before performing test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

OUTLINE DIMENSIONS



MC10141

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 \Diamond

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design–NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC10141/D