## 32-Bit RISC Microcontroller

## CMOS

## FR30 Series

## MB91133/MB91F133

## ■ DESCRIPTION

The MB91133/MB91F133, a standard single-chip microcontroller featuring various I/O resources and bus control mechanisms to incorporate the control required for high-performance high-speed CPU processes, is the core unit in the 32-bit RISC CPU (FR family).

This unit has the optimal specifications for incorporating applications that require high-performance CPU processing power by featuring peripheral I/O resources suitable for single-lens reflex cameras, digital video cameras, etc.

## ■ FEATURES

## 1. CPU

- 32-bit RISC (FR30) , load/store architecture, 5-level pipeline
- Multi-purpose register : 32 bits $\times 16$
- 16 -bit fixed length instructions (basic instructions), 1 instruction per cycle
- Instructions for barrel shift, bit processing and inter-memory transfers : Instructions suited to loading purposes
- Function entry / exit instruction, multi load / store instruction of register details : High-level language handling instruction
- Register interlock function : Simplification of assembler description
- Branch instruction with delay slot : Reduction in overheads in case of branching
- Multiplier is built-in / supported at instruction level.
- Signed 32-bit multiplication : 5 cycles
- Signed 16-bit multiplication : 3 cycles
- Interruption (saving PC and PS) : 6 cycles, 16 priority levels
(Continued)


## PACKAGES

144-pin plastic FBGA

(BGA-144P-M01)

144-pin plastic LQFP

(FPT-144P-M08)

## MB91133/MB91F133

## (Continued)

2. Bus Interface

- 24-bit address output, 8/16-bit data input/output
- Basic bus cycle : 2 clock cycles
- Interface support for various memories
- Unused data and address pins can be used as input/output ports.
- Supports "little endian" mode

3. Built-in ROM

Mask device : 254 KB; FLASH device : 254 KB; EVA-FLASH device : 254 KB

## 4. Built-in RAM

Mask device : 8 KB ; FLASH device : 8 KB ; EVA-FLASH device : 8 KB

## 5. DMA Controller

This is a descriptor-type MA controller whose transfer parameters are arranged in the main memory.
A maximum of 8 factors in total (internal and external) can be transferred.
External factors are 3 channels.

## 6. Bit Search Module

Searches the first " 1 " / " 0 " change bit positions within 1 cycle from MSB in 1 word
7. Timer

- 16 -bit reload timer $\times 5$ channels
- 16 -bit OCU $\times 8$ channels, ICU $\times 4$ channels, free-run timer $\times 1$ channel Output waveform adjusting function for AC motor waveforms is included in the above timer.
- $8 / 16$-bit up/down timer/counter ( 8 -bit $\times 2$ channels or 16 -bit $\times 1$ channel) External interruption and pin are shared for AIN and BIN.
- 16 -bit down count timer $\times 5$ channels; can also be used as the UART baud rate timer
- 16 -bit PPG timer $\times 6$ channels; out-pulse cycle / duty can be changed at random

8. D/A Converter

- 8 -bit $\times 3$ channels

9. A/D Converter (Sequential comparison type)

- 10 -bit $\times 8$ channels
- Sequential conversion method (conversion time $5.0 \mu \mathrm{~s}$ at 33 MHz )
- Setting for single conversion, scan conversion and repeat conversion is possible.
- Conversion starting function using hardware or software

10. Serial I/O

- UART $\times 5$ channels; clock synchronous serial transfer with LSB / MSB switching function is possible for both.
- Serial data output or serial lock output can be selected using push-pull / open-drain software.


## 11. Level Comparator Input

- 1 channel; shared input and pins of A/D converter.


## 12. Clock Switching Function

- Base clock : Software can be used to select from two types of clock sources, namely 32 kHz and high-speed.
- Gear function : Four types of settings ( $1: 1,1: 2,1: 4,1: 8$ ) can be set individually as the operating clock ratio to the basic clock per CPU and peripheral equipment.


## MB91133/MB91F133

## 13. Interruption Controller

- External interruption input (total 24 channels)
- With pull up pin control / standby return function : 4 channels (rising / falling / H level / L level settings are possible)
- With pull up pin control / standby return function; AIN / BIN pins of the up/down counter are shared : 4 channels (rising / falling / H level / L level settings are possible)
- With pull up pin controln : 16 channels (rising / falling / H level / L level settings are possible)
- Internal interruption factor
- Interruption / delay interruption by resource


## 14. Others

- Reset factors

Power on reset, watchdog timer, software reset, external reset

- Low power consumption mode

Sleep/stop mode

- Packages

FBGA-144, LQFP-144

- CMOS technology ( $0.35 \mu \mathrm{~m}$ )
- Power

Two power sources ( $5 \mathrm{~V} / 3 \mathrm{~V}$ )

1) 5 V system : $5 \mathrm{~V} \pm 10 \%$ (A/D, D/A and level comparator included)
2) 3 V system : A) 3.0 V to 3.6 V : All functions guaranteed
B) 2.7 V to 3.0 V : All functions guaranteed for single-chip mode of mask devices only

■ PRODUCT LINEUP

|  | MB91133 | MB91F133 | MB91FV130 |
| :--- | :---: | :---: | :---: |
| CLASSIFICATION | MASK ROM device <br> (mass production item) | FLASH ROM device <br> (for evaluation) | Piggy/EVA device <br> (for evaluation / <br> development) |
| RAM capacity | 6 KB | 6 KB | 6 KB |
| CROM capacity | 254 KB | - | - |
| FLASH capacity | - | 254 KB | 254 KB |
| CRAM capacity | 2 KB | 2 KB | 2 KB |
| Others | Mass production | Trial production | Provided |

## MB91133/MB91F133

## PIN ASSIGNMENTS

## - MB91FV130

## (BOTTOM VIEW)


(299) (296) (293) (277) (274) (270) (268) (278) (275) (262) (254) (247) (257) (252) (250) (245) (233) (230) (224)



(25) (16) (11) (1) (294) 288) (282) (273) (266) (253) (244) (238) (232) (227) (2222) (217) (202)
(27) (19) 12 (12)
(32) (23) 18 (17) 14
(34) (26) (24) (21) 20)
(22) (33) (31) (30) 28
(29) (39) 38 (35) 36
(37) (40) 41 (43) 42)
(50) (44) 46 (47) 48
(53) 51 (54) 565
(45) 55 (60 61) 64
(49) 59 63) 66 70
(52) (62) 67 (72) 77
(57) (65) 73) 76) 81 (86) 91 (106)



(PGA-299C-A01)


## MB91133/MB91F133

- MB91F133/MB91133
(TOP VIEW)

(FPT-144P-M08)


## MB91133/MB91F133

## - PIN NUMBERS LIST

- Device : MB91FV130 Package: PGA-299C-A01

| No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | P20/D16 | 35 | P54/A12 | 69 | N.C. | 103 | PK3/AN3 |
| 2 | Vss | 36 | P55/A13 | 70 | N.C. | 104 | Vcc5 |
| 3 | OPEN | 37 | Vcc5 | 71 | Vss | 105 | PK4/AN4 |
| 4 | P21/D17 | 38 | P56/A14 | 72 | N.C. | 106 | PK5/AN5 |
| 5 | Vcc5 | 39 | P57/A15 | 73 | N.C. | 107 | PK6/AN6 |
| 6 | P22/D18 | 40 | P60/A16/INT16 | 74 | Vcc5 | 108 | PK7/AN7/CMP |
| 7 | P23/D19 | 41 | P61/A17/INT17 | 75 | N.C. | 109 | DAVC |
| 8 | Vss | 42 | P62/A18/INT18 | 76 | MD0 | 110 | DAVS |
| 9 | P24/D20 | 43 | P63/A19/INT19 | 77 | MD1 | 111 | DA0 |
| 10 | P25/D21 | 44 | P64/A20/INT20 | 78 | MD2 | 112 | Vss |
| 11 | P26/D22 | 45 | P65/A21/INT21 | 79 | Vcc3 | 113 | DA1 |
| 12 | P27/D23 | 46 | P66/A22/INT22 | 80 | Vss | 114 | DA2 |
| 13 | P30/D24 | 47 | P67/A23/INT23 | 81 | X0 | 115 | PH0/SIN0 |
| 14 | P31/D25 | 48 | P80/RDY | 82 | X1 | 116 | PH1/SOT0 |
| 15 | P32/D26 | 49 | Vcc3 | 83 | Vcc5 | 117 | PH2/SCK0 |
| 16 | P33/D27 | 50 | Vss | 84 | RST | 118 | PIO/SIN1 |
| 17 | P34/D28 | 51 | P81/BGRNT | 85 | N.C. | 119 | Pl1/SOT1 |
| 18 | P35/D29 | 52 | P82/BRQ | 86 | ICLK | 120 | PI2/SCK1 |
| 19 | P36/D30 | 53 | Vcc5 | 87 | ICS0 | 121 | PI3/SIN2 |
| 20 | P37/D31 | 54 | P83/RD | 88 | ICS1 | 122 | PI4/SOT2 |
| 21 | P40/A00 | 55 | P84/WR0 | 89 | ICS2 | 123 | PI5/SCK2 |
| 22 | Vcc5 | 56 | P85/\̄1 | 90 | ICD0 | 124 | PJ0/SIN3 |
| 23 | P41/A01 | 57 | P86/CLK | 91 | ICD1 | 125 | Vcc5 |
| 24 | P42/A02 | 58 | PL0/DREQ0 | 92 | ICD2 | 126 | PJ1/SOT3 |
| 25 | P43/A03 | 59 | PL1/DACK0 | 93 | ICD3 | 127 | PJ2/SCK3 |
| 26 | P44/A04 | 60 | PL2/DEOP0 | 94 | BREAK | 128 | Vss |
| 27 | P45/A05 | 61 | PL3/DREQ1 | 95 | AVcc | 129 | Vcc3 |
| 28 | P46/A06 | 62 | PL4/DACK1 | 96 | AVRH | 130 | X0A |
| 29 | Vss | 63 | PL5/DEOP1 | 97 | Vss | 131 | X1A |
| 30 | P47/A07 | 64 | PL6/DREQ2 | 98 | AVRL | 132 | Vss |
| 31 | P50/A08 | 65 | PL7/DACK2 | 99 | AVss | 133 | PJ3/SIN4 |
| 32 | P51/A09 | 66 | N.C. | 100 | PK0/AN0 | 134 | PJ4/SOT4 |
| 33 | P52/A10 | 67 | N.C. | 101 | PK1/AN1 | 135 | PJ5/SCK4 |
| 34 | P53/A11 | 68 | Vcc5 | 102 | PK2/AN2 | 136 | PC0/INT0 |

(Continued)

## MB91133/MB91F133

(Continued)

| No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name | No. | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 137 | PC1/INT1 | 173 | PF5/RTO5 | 209 | TAD14 | 245 | TDT23 | 281 | TDT53 |
| 138 | PC2/INT2 | 174 | PF6/RTO6 | 210 | TAD15 | 246 | TDT24 | 282 | TDT54 |
| 139 | PC3/INT3 | 175 | PF7/RTO7 | 211 | Vcc3 | 247 | Vss | 283 | TDT55 |
| 140 | PC4/INT4/AIN0 | 176 | PG0/PPG0 | 212 | TOE | 248 | TDT25 | 284 | TDT56 |
| 141 | PC5/INT5/BIN0 | 177 | PG1/PPG1 | 213 | TCE1 | 249 | TDT26 | 285 | TDT57 |
| 142 | PC6/INT6/AIN1 | 178 | PG2/PPG2 | 214 | TADSC | 250 | TDT27 | 286 | Vcc3 |
| 143 | Vcc5 | 179 | Vss | 215 | TWR | 251 | TDT28 | 287 | TDT58 |
| 144 | PC7/INT7/BIN1 | 180 | PG3/PPG3 | 216 | TDT00 | 252 | TDT29 | 288 | TDT59 |
| 145 | PD0/INT8/TRG0 | 181 | PG4/PPG4 | 217 | TDT01 | 253 | TDT30 | 289 | TDT60 |
| 146 | $\mathrm{V}_{\text {ss }}$ | 182 | PG5/PPG5 | 218 | Vss | 254 | Vcc5 | 290 | TDT61 |
| 147 | PD1/INT9/TRG1 | 183 | N.C. | 219 | TDT02 | 255 | TDT31 | 291 | TDT62 |
| 148 | PD2/INT10/TRG2 | 184 | N.C. | 220 | TDT03 | 256 | TDT32 | 292 | TDT63 |
| 149 | Vcc5 | 185 | N.C. | 221 | Vcc5 | 257 | TDT33 | 293 | Vcc5 |
| 150 | PD3/INT11/TRG3 | 186 | N.C. | 222 | TDT04 | 258 | TDT34 | 294 | TDT64 |
| 151 | PD4/INT12/TRG4 | 187 | Vcc5 | 223 | TDT05 | 259 | TDT35 | 295 | TDT65 |
| 152 | Vss | 188 | EXRAM | 224 | Vss | 260 | TDT36 | 296 | Vss |
| 153 | PD5/INT13/TRG5 | 189 | TAD00 | 225 | TDT06 | 261 | TDT37 | 297 | TDT66 |
| 154 | PD6/INT14/DEOP2 | 190 | TAD01 | 226 | TDT07 | 262 | Vss | 298 | TDT67 |
| 155 | Vcc5 | 191 | TAD02 | 227 | TDT08 | 263 | TDT38 | 299 | Vcc5 |
| 156 | PD7/INT15/ATG | 192 | TAD03 | 228 | TDT09 | 264 | TDT39 | 300 | TDT68 |
| 157 | PE0/ZIN0 | 193 | Vcc3 | 229 | TDT10 | 265 | TDT40 |  |  |
| 158 | Vss | 194 | TAD04 | 230 | Vcc5 | 266 | TDT41 |  |  |
| 159 | PE1/ZIN1 | 195 | TAD05 | 231 | TDT11 | 267 | TDT42 |  |  |
| 160 | PE2/IN0 | 196 | TAD06 | 232 | TDT12 | 268 | TDT43 |  |  |
| 161 | PE3/IN1 | 197 | TAD07 | 233 | Vss | 269 | Vcc3 |  |  |
| 162 | PE4/IN2 | 198 | TAD08 | 234 | TDT13 | 270 | TDT44 |  |  |
| 163 | PE5/IN3 | 199 | TAD09 | 235 | TDT14 | 271 | TDT45 |  |  |
| 164 | PE6/FRCK | 200 | Vss | 236 | TDT15 | 272 | TDT46 |  |  |
| 165 | PE7/DTTI | 201 | TAD10 | 237 | TDT16 | 273 | TDT47 |  |  |
| 166 | Vcc3 | 202 | TAD11 | 238 | TDT17 | 274 | TDT48 |  |  |
| 167 | PF0/RTO0 | 203 | Vcc5 | 239 | TDT18 | 275 | Vcc5 |  |  |
| 168 | PF1/RTO1 | 204 | TAD12 | 240 | Vcc3 | 276 | TDT49 |  |  |
| 169 | PF2/RTO2 | 205 | TAD13 | 241 | TDT19 | 277 | TDT50 |  |  |
| 170 | PF3/RTO3 | 206 | TAD14 | 242 | TDT20 | 278 | Vss |  |  |
| 171 | PF4/RTO4 | 207 | TAD15 | 243 | TDT21 | 279 | TDT51 |  |  |
| 172 | Vcc5 | 208 | TCLK | 244 | TDT22 | 280 | TDT52 |  |  |

## MB91133/MB91F133

| LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | B2 | P20/D16 | 36 | P1 | P60/A16/INT16 | 71 | P13 | PE2/IN0 |
| 2 | B1 | P21/D17 | 37 | N2 | P61/A17/INT17 | 72 | P14 | PE3/IN1 |
| 3 | C1 | P22/D18 | 38 | P2 | P62/A18/INT18 | 73 | N13 | PE4/IN2 |
| 4 | C2 | P23/D19 | 39 | P3 | P63/A19/INT19 | 74 | N14 | PE5/IN3 |
| 5 | C3 | P24/D20 | 40 | N3 | P64/A20/INT20 | 75 | M14 | PE6/FRCK |
| 6 | D2 | P25/D21 | 41 | M3 | P65/A21/INT21 | 76 | M13 | PE7/DTTI |
| 7 | D1 | P26/D22 | 42 | N4 | P66/A22/INT22 | 77 | M12 | PF0/RTO0 |
| 8 | D3 | P27/D23 | 43 | P4 | P67/A23/INT23 | 78 | L13 | PF1/RTO1 |
| 9 | E2 | $\mathrm{V}_{\text {ss }}$ | 44 | M4 | Vcc3 | 79 | L14 | PF2/RTO2 |
| 10 | E1 | P30/D24 | 45 | N5 | P80/RDY | 80 | L12 | PF3/RTO3 |
| 11 | E3 | P31/D25 | 46 | P5 | P81/BGRNT | 81 | K13 | PF4/RTO4 |
| 12 | F2 | P32/D26 | 47 | M5 | P82/BRQ | 82 | K14 | PF5/RTO5 |
| 13 | F1 | P33/D27 | 48 | N6 | P83/त्रD | 83 | K12 | PF6/RTO6 |
| 14 | F3 | P34/D28 | 49 | P6 | P84/7R0 | 84 | J13 | PF7/RTO7 |
| 15 | G4 | P35/D29 | 50 | M6 | P85/WR1 | 85 | J14 | PG0/PPG0 |
| 16 | G2 | P36/D30 | 51 | L7 | P86/CLK | 86 | J12 | PG1/PPG1 |
| 17 | G1 | P37/D31 | 52 | N7 | Vss | 87 | H11 | PG2/PPG2 |
| 18 | G3 | P40/A00 | 53 | P7 | PCO/INT0 | 88 | H13 | PG3/PPG3 |
| 19 | H3 | P41/A01 | 54 | M7 | PC1/INT1 | 89 | H14 | PG4/PPG4 |
| 20 | H1 | P42/A02 | 55 | M8 | PC2/INT2 | 90 | H12 | PG5/PPG5 |
| 21 | H2 | P43/A03 | 56 | P8 | PC3/INT3 | 91 | G12 | Vss |
| 22 | H4 | P44/A04 | 57 | N8 | PC4/AIN0/INT4 | 92 | G14 | Vcc3 |
| 23 | J4 | P45/A05 | 58 | L8 | PC5/BIN0/INT5 | 93 | G13 | PJ5/SCK4 |
| 24 | J1 | P46/A06 | 59 | L9 | PC6/AIN1/INT6 | 94 | G11 | PJ4/SOT4 |
| 25 | J2 | P47/A07 | 60 | P9 | PC7/BIN1/INT7 | 95 | F11 | PJ3/SIN4 |
| 26 | J3 | Vss | 61 | N9 | PD0/INT8/TRG0 | 96 | F14 | PJ2/SCK3 |
| 27 | K1 | Vcc5 | 62 | M9 | PD1/INT9/TRG1 | 97 | F13 | PJ1/SOT3 |
| 28 | K2 | P50/A08 | 63 | P10 | PD2/INT10/TRG2 | 98 | F12 | PJo/SIN3 |
| 29 | K3 | P51/A09 | 64 | N10 | PD3/INT11/TRG3 | 99 | E14 | PI5/SCK2 |
| 30 | L1 | P52/A10 | 65 | M10 | PD4/INT12/TRG4 | 100 | E13 | PI4/SOT2 |
| 31 | L2 | P53/A11 | 66 | P11 | PD5/INT13/TRG5 | 101 | E12 | PI3/SIN2 |
| 32 | L3 | P54/A12 | 67 | N11 | PD6/DEOP2/INT14 | 102 | D14 | PI2/SCK1 |
| 33 | M2 | P55/A13 | 68 | M11 | PD7/ATG/INT15 | 103 | D13 | Pl1/SOT1 |
| 34 | M1 | P56/A14 | 69 | N12 | PE0/ZIN0 | 104 | D12 | PI0/SIN1 |
| 35 | N1 | P57/A15 | 70 | P12 | PE1/ZIN1 | 105 | C13 | PH2/SCK0 |

(Continued)

## MB91133/MB91F133

(Continued)

| LQFP | FBGA | Pin Name | LQFP | FBGA | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 106 | C14 | PH1/SOT0 | 126 | C8 | PLO/DREQ0 |
| 107 | B14 | PH0/SIN0 | 127 | C7 | PL1/DACK0 |
| 108 | A14 | Vcc5 | 128 | A7 | PL2/DEOP0 |
| 109 | B13 | DA2 | 129 | B7 | PL3/DREQ1 |
| 110 | A13 | DA1 | 130 | D7 | PL4/DACK1 |
| 111 | B12 | DA0 | 131 | D6 | PL5/DEOP1 |
| 112 | A12 | DAVS | 132 | A6 | PL6/DREQ2 |
| 113 | C12 | DAVC | 133 | B6 | PL7/DACK2 |
| 114 | B11 | AVcc | 134 | C6 | $\overline{\mathrm{RST}}$ |
| 115 | A11 | AVRH | 135 | A5 | Vss |
| 116 | C11 | AVRL | 136 | B5 | X0A |
| 117 | B10 | AVss | 137 | C5 | X1A |
| 118 | A10 | PKO/AN0 | 138 | A4 | Vcc3 |
| 119 | C10 | PK1/AN1 | 139 | B4 | X0 |
| 120 | B9 | PK2/AN2 | 140 | C4 | X1 |
| 121 | A9 | PK3/AN3 | 141 | B3 | Vss |
| 122 | C9 | PK4/AN4 | 142 | A3 | MD0 |
| 123 | D8 | PK5/AN5 | 143 | A2 | MD1 |
| 124 | B8 | PK6/AN6 | 144 | A1 | MD2 |
| 125 | A8 | PK7/AN7/CMP |  |  |  |

## MB91133/MB91F133

## PIN DESCRIPTIONS

| Pin No. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 7 \end{aligned}$ | D16/P20 D17/P21 D18/P22 D19/P23 D20/P24 D21/P25 D22/P26 D23/P27 | C | External data bus bits 16 to 23 <br> Only valid for external bus 16 -bit mode. Can be used as ports in single-chip and external bus 8 -bit modes. |
| $\begin{aligned} & 10 \\ & 11 \\ & 12 \\ & 13 \\ & 14 \\ & 15 \\ & 16 \\ & 17 \end{aligned}$ | D24/P30 <br> D25/P31 <br> D26/P32 <br> D27/P33 <br> D28P34 <br> D29/P35 <br> D30/P36 <br> D31/P37 | C | External data bus bits 24 to 31 <br> Can be used as ports in single-chip mode. |
| $\begin{aligned} & 18 \\ & 19 \\ & 20 \\ & 21 \\ & 22 \\ & 23 \\ & 24 \\ & 25 \\ & 28 \\ & 29 \\ & 30 \\ & 31 \\ & 32 \\ & 33 \\ & 34 \\ & 35 \end{aligned}$ | A00/P40 <br> A01/P41 <br> A02/P42 <br> A03/P43 <br> A04/P44 <br> A05/P45 <br> A06/P46 <br> A07/P47 <br> A08/P50 <br> A09/P51 <br> A10/P52 <br> A11/P53 <br> A12/P54 <br> A13/P55 <br> A14/P56 <br> A15/P57 | F | External address bus bits $\mathbf{0}$ to 15 <br> Valid for external bus mode. Can be used as ports in single-chip mode. |
| $\begin{aligned} & 36 \\ & 37 \\ & 38 \\ & 39 \\ & 40 \\ & 41 \\ & 42 \\ & 43 \end{aligned}$ | A16/INT16/P60 A17/INT17/P61 A18/INT18/P62 A19/INT19/P63 A20/INT20/P64 A21/INT21/P65 A22/INT22/P66 A23/INT23/P67 | 0 | External address bus bits 16 to 23 <br> [ INT16 to 23 ] are external interruption request inputs 16 to 23. These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. <br> Can be used as ports when address bus and external interruption request input are not used. |
| 45 | RDY/P80 | C | External RDY input <br> This function is valid when external RDY input is permitted. " 0 " is input if the bus cycle being executed is not completed. Can be used as a port when the external RDY input is not used. |

(Continued)

| Pin No. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 46 | BGRNT/P81 | F | External bus open reception output <br> This function is valid when external bus open reception output is permitted. "L" is output if the external bus is opened. Can be used as a port when the external bus open reception output is prohibited. |
| 47 | BRQ/P82 | C | External bus open request input <br> This function is valid when external bus open request input is permitted. " 1 " is input if the external bus requests to be opened. Can be used as a port when the external bus open request input is not used. |
| 48 | $\overline{\mathrm{RD}} / \mathrm{P} 83$ | F | External bus read strobe output <br> This function is valid when external bus read strobe output is permitted. Can be used as a port when the external bus read strobe output is prohibited. |
| 49 | $\overline{\text { WR0/P84 }}$ | F | External bus write strobe output <br> This function is valid in external bus mode. Can be used as a port in single-chip mode. |
| 50 | $\overline{\text { WR1/P85 }}$ | F | External bus write strobe output <br> This function is valid in external bus mode and with 16-bit buses. Can be used as a port in single-chip mode or with external 8-bit bus. |
| 51 | CLK/P86 | F | System clock output <br> Outputs the same clock frequency as the external bus operation. Can be used as a port when it is not otherwise used. |
| $\begin{aligned} & 53 \\ & 54 \\ & 55 \\ & 56 \end{aligned}$ | INTO/PCO <br> INT1/PC1 <br> INT2/PC2 <br> INT3/PC3 | H | External interruption request inputs 0 to 3 <br> These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. <br> Can be used to reset standby as input is permitted in this port under standby status.Can be used as ports when external interruption request input is not used. |
| $\begin{aligned} & 57 \\ & 58 \\ & 59 \\ & 60 \end{aligned}$ | AIN0/INT4/PC4 BIN0/INT5/PC5 AIN1/INT6/PC6 BIN1/INT7/PC7 | H | External interruption request inputs 4 to 7 <br> These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. Can be used to reset standby as input is permitted in these ports under standby status. <br> [ AIN, BIN ] Up/down timer input <br> This input is always used when input is permitted, so output by ports should be stopped except when carried out intentionally. Can be used as a port when external interruption request input and up/down timer input are not used. |

(Continued)

## MB91133/MB91F133

| Pin No. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 61 \\ & 62 \\ & 63 \\ & 64 \\ & 65 \\ & 66 \\ & 67 \\ & 68 \end{aligned}$ | TRG0/INT8/PD0 TRG1/INT9/PD1 TRG2/INT10/PD2 TRG3/INT11/PD3 TRG4/INT12/PD4 TRG5/INT13/PD5 DEOP2/INT14/PD6 ATG/INT15/PD7 | 0 | External interruption request inputs 8 to 15 <br> These inputs are always used when dealing with external interruptions is permitted, so output by ports should be stopped except when carried out intentionally. <br> [ TRG0 to 5 ] These are external trigger inputs for PPG timers. <br> [ DEOP2 ] DMA external transfer termination output <br> This function is valid when external transfer termination output specification of the DMA controller is permitted. <br> [ $\overline{\text { ATG }}$ ] A/D converter external trigger input <br> These inputs are always used when they are selected as $A / D$ initiation factors, so output by ports should be stopped except when carried out intentionally. Can be used as ports when not otherwise used. |
| $\begin{aligned} & 69 \\ & 70 \end{aligned}$ | ZINO/PE0 <br> ZIN1/PE1 | 0 | Up/down timer input <br> These inputs are always used when input is permitted, so output by ports should be stopped except when carried out intentionally. Can be used as ports when up/down timer input is not used. |
| $\begin{aligned} & 71 \\ & 72 \\ & 73 \\ & 74 \end{aligned}$ | INO/PE2 <br> IN1/PE3 <br> IN2/PE4 <br> IN3/PE5 | F | Input capture input <br> This function is valid when input capture activates input. Can be used as ports when input capture input is not used. |
| 75 | FRCK/PE6 | F | External clock input pin of free-run timer Can be used as a port when external clock input of free-run timer is not used. |
| 76 | DTTI/PE7 | F | RTOn pin level fixed input Invalid when input is permitted in the waveform generation area. Can be used as a port when RTOn pin level fixed input is not used. |
| $\begin{aligned} & 77 \\ & 78 \\ & 79 \\ & 80 \\ & 81 \\ & 82 \\ & 83 \\ & 84 \end{aligned}$ | RTO0/PF0 <br> RTO1/PF1 <br> RTO2/PF2 <br> RTO3/PF3 <br> RTO4/PF4 <br> RTO5/PF5 <br> RTO6/PF6 <br> RTO7/PF7 | F | Output compare event pins/waveform output pins in the waveform generation area <br> Can be used as ports when specification of the output compare event pin/waveform output pin of the waveform generation area is prohibited. |
| $\begin{aligned} & 85 \\ & 86 \\ & 87 \\ & 88 \\ & 89 \\ & 90 \end{aligned}$ | $\begin{aligned} & \text { PPG0/PG0 } \\ & \text { PPG1/PG1 } \\ & \text { PPG2/PG2 } \\ & \text { PPG3/PG3 } \\ & \text { PPG4/PG4 } \\ & \text { PPG5/PG5 } \end{aligned}$ | F | PPG timer output <br> This function is valid when output specification of the PPG timer is permitted. Can be used as ports when output specification of the PPG timer is prohibited. |
| $\begin{aligned} & 111 \\ & 110 \\ & 109 \end{aligned}$ | DA0 <br> DA1 <br> DA2 | - | D/A converter output <br> This function is valid when output specification of the D/A converter is permitted. |

(Continued)

| Pin No. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 107 | SIN0/PH0 | P | UARTO data input <br> This input is always used when UART0 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UARTO data input is not used. |
| 106 | SOT0/PH1 | P | UARTO data output <br> This function is valid when UART0 data output specification is permitted. Can be used as a port when UART0 data output specification is prohibited. |
| 105 | SCK0/PH2 | P | UARTO clock input/output <br> This function is valid when UART0 clock output specification is permitted. Can be used as a port when UART0 clock output specification is prohibited. |
| 104 | SIN1/PI0 | P | UART1 data input <br> This input is always used when UART1 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART1 data input is not used. |
| 103 | SOT1/PI1 | P | UART1 data output <br> This function is valid when UART1 data output specification is permitted. Can be used as a port when UART1 data output specification is prohibited. |
| 102 | SCK1/PI2 | P | UART1 clock input/output <br> This function is valid when UART1 clock output specification is permitted. Can be used as a port when UART1 clock output specification is prohibited. |
| 101 | SIN2/PI3 | P | UART2 data input <br> This input is always used when UART2 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART2 data input is not used. |
| 100 | SOT2/PI4 | P | UART2 data output <br> This function is valid when UART2 data output specification is permitted. Can be used as a port when UART2 data output specification is prohibited. |
| 99 | SCK2/PI5 | P | UART2 clock input/output <br> This function is valid when UART2 clock output specification is permitted. Can be used as a port when UART2 clock output specification is prohibited. |
| 98 | SIN3/PJ0 | P | UART3 data input <br> This input is always used when UART3 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART3 data input is not used. |
| 97 | SOT3/PJ1 | P | UART3 data output <br> This function is valid when UART3 data output specification is permitted. Can be used as a port when UART3 data output specification is prohibited. |

(Continued)

## MB91133/MB91F133

| Pin No. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 96 | SCK3/PJ2 | P | UART3 clock input/output <br> This function is valid when UART3 clock output specification is permitted. Can be used as a port when UART3 clock output specification is prohibited. |
| 95 | SIN4/PJ3 | P | UART4 data input <br> This input is always used when UART4 activates input, so output by ports should be stopped except when carried out intentionally. Can be used as a port when UART4 data input is not used. |
| 94 | SOT4/PJ4 | P | UART4 data output <br> This function is valid when UART4 data output specification is permitted. Can be used as a port when UART4 data output specification is prohibited. |
| 93 | SCK4/PJ5 | P | UART4 clock input/output <br> This function is valid when UART4 clock output specification is permitted. Can be used as a port when UART4 clock output specification is prohibited. |
| $\begin{aligned} & \hline 118 \\ & 119 \\ & 120 \\ & 121 \\ & 122 \\ & 123 \\ & 124 \\ & 125 \end{aligned}$ | AN0/PK0 AN1/PK1 AN2/PK2 AN3/PK3 AN4/PK4 AN5/PK5 AN6/PK6 CMP/AN7/PK7 | N | A/D converter analog input <br> This is valid when the AICK register specification is analog input. <br> [ CMP ] level comparator input <br> Can be used as ports when A/D converter analog input is not used. |
| 126 | DREQ0/PL0 | F | DMA external transfer request input <br> This input is always used if selected as the transfer factor for the DMA controller, so output by ports should be stopped except when carried out intentionally. Can be used as a port when DMA external transfer request input is not used. |
| 127 | DACK0/PL1 | F | DMA external transfer request reception output <br> This function is valid when external transfer request reception output specification of the DMA controller is permitted. Can be used as a port when transfer request reception output specification of the DMA controller is prohibited. |
| 128 | DEOP0/PL2 | F | DMA external transfer termination output This function is valid when external transfer termination output specification of the DMA controller is permitted. |
| 129 | DREQ1/PL3 | F | DMA external transfer request input <br> This input is always used if selected as the transfer factor for the DMA controller, so output by ports should be stopped except when carried out intentionally. Can be used as a port when DMA external transfer request input is not used. |

(Continued)

## MB91133/MB91F133

(Continued)

| Pin No. | Pin name | Circuit <br> type | Function |
| :---: | :---: | :---: | :--- |
| 130 | DACK1/PL4 | F | DMA external transfer request reception output <br> This function is valid when external transfer request reception out- <br> put specification of the DMA controller is permitted. Can be used <br> as a port when transfer request reception output specification of <br> the DMA controller is prohibited. |
| 131 | DEOP1/PL5 | F | DMA external transfer termination output <br> This function is valid when external transfer termination output <br> specification of the DMA controller is permitted. |
| 132 | DREQ2/PL6 | F | DMA external transfer request input <br> This input is always used if selected as the transfer factor for the <br> DMA controller, so output by ports should be stopped except when <br> carried out intentionally. Can be used as a port when DMA exter- <br> nal transfer request input is not used. |
| 133 | DACK2/PL7 | F | DMA external transfer request reception output <br> This function is valid when external transfer request reception out- <br> put specification of the DMA controller is permitted. Can be used <br> as a port when transfer request reception output specification of <br> the DMA controller is prohibited. |
| 134 | RST | B | External reset input |
| 136 |  |  |  |
| 137 | X0A <br> X1A | K | Oscillation pin for low-speed clock (32 kHz) |
| 139 <br> 140 | X0 <br> X1 | A | Oscillation pin for high-speed clock (16.5 MHz) |

Note : In most of the above pins, the input/output of the I/O ports and resources are multiplexed, such as xxxx/Pxx. If the output from ports and resources of those pins compete with each other, the resource is given priority.

## MB91133/MB91F133

## INPUT/OUTPUT CIRCUIT TYPES

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - High-speed oscillation circuit (16.5 MHz) <br> Oscillation feedback resistance = approximately $1 \mathrm{M} \Omega$ <br> 3 V CMOS level input |
| B |  | - With pull up resistance CMOS level input <br> Pull-up resistance value $=$ approximately $25 \mathrm{k} \Omega$ (Typ.) |
| C |  | - CMOS level input/output pin <br> CMOS level output CMOS level input (with standby control) $\mathrm{loL}=4 \mathrm{~mA}$ |
| F |  | - CMOS hysteresis input/output pin <br> CMOS level output CMOS hysteresis input (with standby control) $\mathrm{loL}=4 \mathrm{~mA}$ |

(Continued)

## MB91133/MB91F133

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | CMOS level input pin <br> CMOS level input (without standby control) $\mathrm{loL}=4 \mathrm{~mA}$ |
| H |  | - CMOS hysteresis input/output pin with pull- up control <br> CMOS level output CMOS hysteresis input (without standby control) Pull-up resistance value $=$ approximately $50 \mathrm{k} \Omega$ (Typ.) $\mathrm{loL}=4 \mathrm{~mA}$ |
| K |  | - Clock oscillation circuit (32 kHz) <br> Oscillation feedback resistance = approximately $4.5 \mathrm{M} \Omega / 3 \mathrm{~V}$ <br> 3 V CMOS level input |
| N |  | - Analog/CMOS level input/output pin <br> CMOS level output <br> CMOS level input (with standby control) <br> Analog input (Analog input is valid when bit dealt by AIC is " 1 ".) $\mathrm{loL}=4 \mathrm{~mA}$ |

(Continued)

## MB91133/MB91F133

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| 0 |  | - CMOS hysteresis input/output pin with pull-up control <br> CMOS level output CMOS hysteresis input (with standby control) Pull-up resistance value $=$ approximately $50 \mathrm{k} \Omega$ (Typ.) $\mathrm{loL}=4 \mathrm{~mA}$ |
| P |  | - CMOS hysteresis input/output pin with pull-up control <br> CMOS level output (with open-drain control) CMOS hysteresis input (with standby control) Pull-up resistance value $=$ approximately $50 \mathrm{k} \Omega$ (Typ) $\mathrm{loL}=4 \mathrm{~mA}$ |

## MB91133/MB91F133

## - HANDLING DEVICES

## 1. Points to Note on Handling Devices

(1) Latch-up prevention

Latch-up may occur by CMOS IC if a voltage in excess of $\mathrm{V}_{\mathrm{cc}} 5$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to the input/output pins, or if the voltage exceeds the rating between $\mathrm{V}_{\mathrm{cc}} 5$ and V ss. If latch-up occurs, the electrical current increases significantly and may destroy certain components due to excessive heat, so great care must be taken to ensure that the maximum rating is not exceeded during use.

## (2) Handling Pins

- Handling unused pins

Input pins that are not used should be pulled up or down as they may cause erroneous operations if left open.

- Handling N.C. pins
N.C. pins must be opened for use.


## - Handling output pins

Excessive electric current may flow if the output pin is shorted by the power source or other output pins, or connected to large loads. If such status is prolonged, the device is liable to be damaged, so great care must be taken to ensure that the usage volume does not exceed the maximum rating.

- Mode pins (MDO to MD2)

Those pins must be directly connected to $\mathrm{V}_{\mathrm{cc}} 5$ or $\mathrm{V}_{\mathrm{ss}}$ for use.
Pattern lengths between $\mathrm{V}_{\mathrm{cc}} 5$ or $\mathrm{V}_{\text {ss }}$ and each mode pin on the printed-circuit board should be arranged to be as short as possible to prevent the test mode from being erroneously turned on due to noise, and they should be connected with low impedance.

## - Power pins

When there are a number of $\mathrm{V}_{\mathrm{cc}} 5 / \mathrm{V} \mathrm{cc} 3 / \mathrm{Vss}$, those whose electrical potential must be the same within the device are connected to prevent erroneous operation such as latch-up for device design purposes, but those must be externally connected to a power source and earthed to follow the general output current standard and prevent erroneous operation of strobe signals due to increased ground level and reduction in unnecessary radiation.
Care must also be taken to ensure that they are connected to the $V_{c c} 5 / V_{s s}$ or $V_{c c} 3 / V_{s s}$ of this device at the lowest possible impedance from the source of the electrical current supply.
Furthermore, it is recommended that a ceramic capacitor of around $0.1 \mu \mathrm{~F}$ be used to connect the $\mathrm{V}_{\mathrm{cc}} 5$ and Vss, or $\mathrm{V}_{\mathrm{cc} 3}$ and $\mathrm{V}_{\mathrm{ss}}$ near the device as a bypass capacitor.

## - Crystal oscillation circuits

Noise near the $\mathrm{X} 0, \mathrm{X} 1, \mathrm{X} 0 \mathrm{~A}$ or X 1 A pins can cause erroneous operation. The printed-circuit board must be designed so that the X0, X1, X0A and X1A pins, crystal oscillator (or ceramic oscillator) and bypass capacitor to the ground can be arranged as close as possible.
Also, a printed-circuit board with grounded artwork enclosing the $\mathrm{X} 0, \mathrm{X} 1, \mathrm{X} 0 \mathrm{~A}$ and X 1 A pins is strongly recommended to ensure stable operation.

## MB91133/MB91F133

## (3) Points to note on usage

- External reset input
"L" level should be input to the RST pin, which is required for at least five machine cycles to ensure that the internal status is reset.
- Oscillation pin

Oscillation pin is 3 V CMOS input level.

- External clock

Use with an external clock is prohibited. A crystal (or ceramic) oscillator should be used.

## - Analog Power

The $A V_{c c}$ should always be used at the same electric potential as $\mathrm{V}_{\mathrm{cc}} 5$. If the $\mathrm{V}_{\mathrm{cc}} 5$ is larger than the AVcc , electricity may flow through pins AN 0 to AN 7.

## - Points to note for using level comparator

When the level comparator is used, a reference current (IR) flows even though it is stopped. The stop mode must be turned on after prohibiting action of the level comparator.

## 2. Points to Note on Turning On Power

- RST pin handling

The $\overline{R S T}$ pin must be started from "L" level when the power is turned on, and when the power is adjusted to the Vod level, it should be changed to the "H" level after being left on for at least 5 cycles of the internal operation clock.

## - Original oscillation input

The clock must be input until the waiting status for oscillation stability is reset in the event that power is turned on.

## - Power on reset

"Power on reset" must be executed if power is turned on, but the power voltage falls below the guaranteed operating temperature and power is turned on again.

## - Order for turning on power

Power should be turned on in the following order.
Vcc3 $\rightarrow$ Vcc5 $\rightarrow$ AVcc $\rightarrow$ AVRH
The opposite order should be used when turning off.

## MB91133/MB91F133

## BLOCK DIAGRAM



* : INT23 to INT16 share pins with A23 to A16
* : INT15 shares pins with $\overline{\text { ATG }}$
* : INT14 shares pins with DEOP2
* : INT13 to INT8 share pins with TRG5 to TRG0
* : INT7 to INT4 share pins with AIN0, BIN0, AIN1 and BIN1

The total number of above pins is 133 . The remainder ( $144-133=11$ pins) are $\mathrm{V}_{\mathrm{cc}} 5, \mathrm{Vcc} 3$ and $\mathrm{V}_{\mathrm{ss}}$.

## MB91133/MB91F133

## CPU

## 1. Memory Space

The FR series has 4 Gbytes ( $2^{32}$ addresses) of logic address space which the CPU accesses linearly.

- Memory Map

| 0000 0000н | External ROM | Internal ROM external bus mode | Single-chip mode |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1/O | I/O | I/O |  |
| 0000 0400н | I/O | I/O | I/O |  |
| 0000 0800н | Access is prohibited | Access is prohibited | Access is prohibited |  |
| 0000 1000H | Built-in RAM 6 KB | Built-in RAM 6 KB | Built-in RAM 6 KB |  |
| 0000 2800н | Access is prohibited | Access is prohibited | Access is prohibited |  |
| 0001 0000н | External area | External area | Access is prohibited | 000C 0000 |
|  |  | Built-in RAM 2KB | Built-in RAM 2KB |  |
|  |  | Built-in ROM 254 KB | $\begin{aligned} & \text { Built-in ROM } \\ & 254 \mathrm{~KB} \end{aligned}$ |  |
|  |  | External area | Access is prohibited |  |

* : It is impossible to access the external area on single-chip mode. When accessing the external area, select the internal ROM external bus mode.


## MB91133/MB91F133

## 2. Registers

There are two types of multi-purpose registers in the FR family. One is a dedicated purpose register that exists within the CPU and the other is a multi-purpose register that exists in the memory.

## - Dedicated Registers

Program Counter (PC) : 32-bit length; indicates instruction storage position.
Program Status (PS) : 32-bit length; stores register pointers and condition codes.
Table Base Register (TBR)
: Holds the starting address of the vector table to be used for Exception, Interruption and Trapping (EIT) .
Return Pointer (RP)
: Holds the address to return to from the sub-routine.
System Stuck Pointer (SSP)
: Indicates the system stuck position.
User Stuck Pointer (USP) : Indicates the user's stuck position.
Multiplication and Division
Results Resister (MDH/MDL) : 32-bit length; act as registers for multiplication and division.

| $\longleftarrow 32$ bit $\longrightarrow$ |  | Initial values |  |
| :---: | :---: | :---: | :---: |
| PC | Program Counter | XXXX XXXXн | (Undecided) |
| PS | Program Status |  |  |
| TBR | Table Base Register | 000F FCOOH |  |
| RP | Return Pointer | XXXX XXXXH | (Undecided) |
| SSP | System Stuck Pointer | 0000 0000H |  |
| USP | User Stuck Pointer | XXXX XXXXH | (Undecided) |
| MDH | Multiplication and | XXXX XXXXH | (Undecided) |
| MDL | Division Results Resister | XXXX XXXXн | (Undecided) |

## - Program Status (PS)

PS is the register that holds the program status and is classified into three categories, namely, Condition Code Register (CCR) , System Condition Code Register (SCR) and Interruption Level Master Register (ILM) .


## MB91133/MB91F133

## - Condition Code Register (CCR)

S flag : Specifies the stuck pointer to be used as R15.
I flag : Controls permission and prohibition of user interruption requests.
N flag : Indicates codes when computation results are defined as integers that are expressed in complements of 2.
Z flag : Indicates whether or not a result of the computation is " 0 ".
V flag : Operands used for computation are defined as integers expressed in complements of 2, and indicate whether or not an overflow is generated as a result of the computation.
C flag : Indicates whether carrying or borrowing is generated from the highest bit as a result of the computation.

- System Condition Code Register (SCR)

T flag : Specifies whether or not the step trace trap will be valid.

- Interruption Level Mask Register (ILM)

ILM4 to ILM0 : Holds the interruption level mask values, and those values that are held by the ILM are used for the level mask. Interruption requests can be accepted only when the interruption levels handled within the interruption requests to be input into the CPU are stronger than the levels shown by the ILM.

| ILM4 | ILM3 | ILM2 | ILM1 | ILM0 | Interruption level | Strength |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Strong <br> Weak |
| : |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 15 |  |
|  |  | ; |  |  | : |  |
| 1 | 1 | 1 | 1 | 1 | 31 |  |

## MB91133/MB91F133

## MULTI-PURPOSE REGISTERS

The multi-purpose registers are CPU registers R0 to R15 which are used as accumulators for various computations and memory access pointers (fields that indicate the address).

## - Register bank configuration



Special purposes are assumed for the following 3 of the 16 registers. Thus, some instructions are emphasized.
R13 : Virtual accumulator (AC)
R14 : Frame Pointer (FP)
R15 : Stack Pointer (SP)
Initial values for R0 to R14 on resetting are unspecified. The initial value of R15 will be 0000 0000н (SSP value).

## MB91133/MB91F133

## MODE SETTING

## 1. Pins

- Mode pins and set mode

| Mode pins |  |  | Mode name | Reset vector <br> access areas | External data <br> bus width | Bus modes |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| MD2 | MD1 | MDO |  | 8-bit | External ROM external |  |
| 0 | 0 | 0 | External vector mode 0 | External | bus mode |  |
| 0 | 0 | 1 | External vector mode 1 | External | 6it | Setting is prohibited |
| 0 | 1 | 0 | - | - | - | Usage is prohibited |
| 0 | 1 | 1 | Internal vector mode | Internal | (Mode register) | Single chip mode |
| 1 | - | - | - | - | - |  |

## 2. Register

Mode register (MODR) and set mode


- Bus mode set bit and its functions

| M1 | M0 | Functions | Remarks |
| :---: | :---: | :--- | :---: |
| 0 | 0 | Single chip mode |  |
| 0 | 1 | Internal ROM external bus mode |  |
| 1 | 0 | External ROM external bus mode |  |
| 1 | 1 | - | Setting is prohibited |

## MB91133/MB91F133

I/O MAP

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000000н | $\begin{array}{cc} \hline \text { PDR3 } & \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { PDR2 } \quad(\mathrm{R} / \mathrm{W}) \\ \text { XXXXXXX } \end{array}$ | - |  | Port Data Register |
| 000004H | - | $\begin{array}{cc} \hline \text { PDR6 } \quad(\mathrm{R} / \mathrm{W}) \\ \text { XXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { PDR5 } & \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { PDR4 } \quad(\mathrm{R} / \mathrm{W}) \\ \text { XXXXXXXX } \end{array}$ |  |
| 000008н | - | - | - | $\begin{array}{cc} \hline \text { PDR8 } & \text { (R/W) } \\ - \text { XXXXXX } \end{array}$ |  |
| 00000С ${ }_{\text {н }}$ | - |  |  |  |  |
| 000010н | $\begin{array}{cc} \hline \text { PDRF } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{gathered} \hline \text { PDRE } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{gathered}$ | $\begin{array}{cc} \hline \text { PDRD } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { PDRC } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ |  |
| 000014н | $\begin{gathered} \hline \text { PDRJ (R/W) } \\ -- \text { XXXXXX } \end{gathered}$ | $\begin{gathered} \hline \text { PDRI (R/W) } \\ - \text { - XXXXXX } \end{gathered}$ | $\begin{gathered} \hline \text { PDRH } \quad \text { (R/W) } \\ ----X^{-} X X \end{gathered}$ | $\begin{gathered} \hline \text { PDRG (R/W) } \\ - \text { - XXXXXX } \end{gathered}$ |  |
| 000018н | $\begin{array}{cc} \hline \text { LVLC } \quad \text { (R/W) } \\ \text { XXXX0000 } \end{array}$ | - | $\begin{array}{cc} \hline \text { PDRL } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { PDRK } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ | Level Comparator |
| 00001С ${ }^{\text {¢ }}$ | $\begin{array}{cc} \hline \text { SSR0 } & \text { (R/W) } \\ 00001-00 \end{array}$ | SIDRO/SODRO (R/W) XXXXXXXX | $\begin{array}{cc} \hline \text { SCR0 } & \text { (R/W) } \\ 00000100 \end{array}$ | $\begin{array}{cc} \hline \text { SMRO } & \text { (R/W) } \\ 000000-00 \end{array}$ | UART0 |
| 000020н | $\begin{array}{cc} \hline \text { SSR1 } & \text { (R/W) } \\ 00001-00 \end{array}$ | SIDR1/SODR1 (R/W) XXXXXXXX | $\begin{array}{cc} \hline \text { SCR1 } & \text { (R/W) } \\ 00000100 \end{array}$ | $\begin{array}{cc} \hline \text { SMR1 } & \text { (R/W) } \\ 00000-00 \end{array}$ | UART1 |
| 000024н | $\begin{array}{cc} \hline \text { SSR2 } & \text { (R/W) } \\ 00001-00 \end{array}$ | SIDR2/SODR2 (R/W) XXXXXXXX | $\begin{array}{cc} \hline \text { SCR2 } & \text { (R/W) } \\ 00000100 \end{array}$ | $\begin{array}{cc} \hline \text { SMR2 } & \text { (R/W) } \\ 000000-00 \end{array}$ | UART2 |
| 000028н | TMRLR <br> (W) <br> XXXXXXXX XXXXXXXX |  | $\begin{array}{lc}\text { TMR } & (\mathrm{R}) \\ \text { XXXXXXXX } & \text { XXXXXXXX }\end{array}$ |  | Reload Timer 0 |
| 00002Сн |  | - | TMCSR $---0000$ | $\begin{gathered} \text { (R/W) } \\ 00000000 \end{gathered}$ |  |
| 000030н | TMRLR XXXXXXXX | $\begin{array}{r} (\mathrm{W}) \\ \mathrm{XXXXXXX} \end{array}$ | TMR XXXXXXXX | (R) <br> XXXXXXXX | Reload Timer 1 |
| 000034н |  | - | TMCSR $----0000$ | $\begin{gathered} \text { (R/W) } \\ 00000000 \end{gathered}$ |  |
| 000038н | $\begin{aligned} & \text { ADCR } \\ & 00101 \text {-XX } \end{aligned}$ | $\begin{array}{r} \quad(\mathrm{R} / \mathrm{W}) \\ \mathrm{XXXXXXX} \end{array}$ | $\begin{array}{cc} \hline \text { ADCS1 } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { ADCSO } & \text { (R/W) } \\ 00000000 \end{array}$ | A/D Converter (Sequential type) |
| 00003Сн | TMRLR xxXXXXXX | $\begin{array}{r} (\mathrm{W}) \\ \mathrm{XXXXXXX} \end{array}$ | TMR XXXXXXXX | $\begin{gathered} \text { (R) } \\ \mathrm{XXXXXXX} \end{gathered}$ | Reload Timer 2 |
| 000040н |  | - | TMCSR $---0000$ | $\begin{gathered} \text { (R/W) } \\ 00000000 \end{gathered}$ |  |

(Continued)

## MB91133/MB91F133


(Continued)

## MB91133/MB91F133

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000084н | $\begin{array}{cc} \text { RCR1 } & \text { (W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \text { RCRO } & \text { (W) } \\ 00000000 \end{array}$ | $\begin{array}{\|cc\|} \hline \text { UDCR1 } & \text { (R) } \\ 00000000 \end{array}$ | $\begin{array}{\|cc\|} \hline \text { UDCRO } & \text { (R) } \\ 00000000 \end{array}$ | 8-/16-bit U/D Counter |
| 000088н | $\begin{array}{cc} \hline \text { CCRHO } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { CCRLO } & \text { (R/W) } \\ -0001000 \end{array}$ | - | $\begin{array}{ll} \text { CSRO } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 00008CH | $\begin{array}{cc} \text { CCRH1 } & \text { (R/W) } \\ -0000000 \end{array}$ | $\begin{array}{cc} \hline \text { CCRL1 } & \text { (R/W) } \\ -0001000 \end{array}$ | - | $\begin{array}{cc} \text { CSR1 } & \text { (R/W) } \\ 000000000 \end{array}$ |  |
| 000090н | - |  |  |  | Reserved |
| 000094н | $\begin{array}{cc} \hline \text { EIRRO } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { ENIRO } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { EIRR1 } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { ENIR1 } & \text { (R/W) } \\ 00000000 \end{array}$ | Ext Int |
| 000098н | ELVRO $(R / W)$ <br> 0000000000000000  |  | ELVR1 $(R / W)$ <br> 000000000000000  |  |  |
| 00009CH | $\begin{array}{cc} \hline \text { EIRR2 } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { ENIR2 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |  |  |
| 0000АОн | ELVR2 $($ R/W $)$ <br> 0000000000000000  |  | - |  |  |
| 0000A4H | - | $\begin{array}{cc} \hline \text { DACR2 } & (\mathrm{R} / \mathrm{W}) \\ -------0 \end{array}$ | $\begin{array}{cc} \hline \text { DACR1 } & (\mathrm{R} / \mathrm{W}) \\ -----\mathrm{-} \end{array}$ | $\begin{array}{cc} \hline \text { DACR0 } & (\mathrm{R} / \mathrm{W}) \\ ---\mathrm{-}-\mathrm{o} \end{array}$ | D/A Converter |
| 0000A8н | - | $\begin{array}{cc} \hline \text { DADR2 } \quad \text { (R/W) } \\ \text { XXXXXXXX } \end{array}$ | $\begin{array}{cc} \hline \text { DADR1 } \quad(\mathrm{R} / \mathrm{W}) \\ \mathrm{XXXXXXXX} \end{array}$ | $\begin{array}{cc} \hline \text { DADR0 } \quad \text { (R/W) } \\ \text { XXXXXXX } \end{array}$ |  |
| 0000ACH | $\begin{array}{cc} \hline \text { DTCR1 } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{gathered} \text { TMRR1 (R/W) } \\ \text { XXXXXXXX } \end{gathered}$ | $\begin{array}{cc} \hline \text { DTCR0 } & \text { (R/W) } \\ 00000000 \end{array}$ | TMRR0 (R/W) XXXXXXXX | Waveform Generator |
| 0000B0н | - | $\begin{array}{cc} \hline \text { SIGCR } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { DTCR2 } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{gathered} \hline \text { TMRR2 } \quad(\mathrm{R} / \mathrm{W}) \\ \text { XXXXXXXX } \end{gathered}$ |  |
| $\begin{gathered} \hline 0000 \mathrm{~B} 4 \mathrm{H} \\ \text { to } \\ 0000 \mathrm{BC} \end{gathered}$ | - |  |  |  | Reserved |
| 0000C0н | - | $\begin{array}{cc} \hline \text { PCRE } & \text { (R/W) } \\ ----- & 0 \end{array}$ | $\begin{array}{ll} \text { PCRD } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \text { PCRC } & \text { (R/W) } \\ 00000000 \end{array}$ | Pull-up Control |
| 0000C4 | $\begin{array}{ll} \hline \text { PCRJ } & (R / W) \\ --000000 \end{array}$ | $\begin{array}{cc} \hline \text { PCRI } & (\mathrm{R} / \mathrm{W}) \\ --000000 \end{array}$ | $\begin{array}{cc} \hline \text { PCRH } & \text { (R/W) } \\ ----0 & 0 \end{array}$ | - |  |
| 0000C8н | $\begin{array}{cc} \hline \text { OCRJ } & \text { (R/W) } \\ --000000 \end{array}$ | $\begin{array}{cc} \hline \text { OCRI } & (R / W) \\ --000000 \end{array}$ | $\begin{array}{cc} \hline \text { OCRH } & \text { (R/W) } \\ ----0 & 00 \end{array}$ | - | Open-drain Control |
| 0000СС | - | - | - | $\begin{array}{ll} \hline \text { AICK } & \text { (R/W) } \\ 00000000 \end{array}$ | Analog Input Control |

(Continued)

## MB91133/MB91F133

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 0000D0н | $\begin{array}{cc} \hline \text { DDRF } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { DDRE } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { DDRD } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { DDRC } & \text { (R/W) } \\ 00000000 \end{array}$ | Data Direction Register |
| 0000D4н | DDRJ (R/W) --000000 | $\begin{array}{ll} \text { DDRI } & \text { (R/W) } \\ --000000 \end{array}$ | $\begin{array}{cc} \text { DDRH } & \text { (R/W) } \\ -----0 & 00 \end{array}$ | $\begin{array}{ll} \text { DDRG } & \text { (R/W) } \\ -000000 \end{array}$ |  |
| 0000D8н | - | - | $\begin{array}{cc} \text { DDRL } & \text { (R/W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \text { DDRK } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 0000DCн | $\begin{gathered} \text { GCN1 } \\ 00110010 \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ 00010000 \end{gathered}$ | - | $\begin{array}{cc} \hline \text { GCN2 } & \text { (R/W) } \\ 00000000 \end{array}$ | PPG ctl |
| 0000EOн | $\begin{aligned} & \text { PTMRO } \\ & 11111111 \end{aligned}$ | $\begin{gathered} \text { (R) } \\ 11111111 \end{gathered}$ | PCSRO <br> XXXXXXXX | $\begin{array}{r} (\mathrm{W}) \\ \mathrm{XXXXXXXX} \end{array}$ | PPG0 |
| 0000E4н | PDUT0 <br> XXXXXXXX | (W) <br> XXXXXXXX | $\begin{gathered} \hline \text { PCNHO } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \hline \text { PCNLO } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 0000E8H | $\begin{aligned} & \hline \text { PTMR1 } \\ & 11111111 \end{aligned}$ | (R) $11111111$ | PCSR1 XXXXXXXX | (W) XXXXXXXX | PPG1 |
| 0000ECH | PDUT1 <br> XXXXXXXX | $\begin{array}{r} \text { (W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{gathered} \hline \text { PCNH1 } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \hline \text { PCNL1 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 0000F0н | $\begin{aligned} & \text { PTMR2 } \\ & 11111111 \end{aligned}$ | $\begin{gathered} \text { (R) } \\ 11111111 \end{gathered}$ | PCSR2 <br> XXXXXXXX | $\begin{array}{r} (\mathrm{W}) \\ \mathrm{XXXXXXXX} \end{array}$ | PPG2 |
| 0000F4н | PDUT2 XXXXXXXX | $\begin{array}{r} \text { (W) } \\ \text { XXXXXXX } \end{array}$ | $\begin{gathered} \hline \text { PCNH2 } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \hline \text { PCNL2 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 0000F8H | $\begin{aligned} & \text { PTMR3 } \\ & 11111111 \end{aligned}$ | $\begin{gathered} \text { (R) } \\ 11111111 \end{gathered}$ | PCSR3 <br> XXXXXXXX | $\begin{array}{r} \text { (W) } \\ \text { XXXXXXX } \end{array}$ | PPG3 |
| 0000FCн | PDUT3 XXXXXXXX | (W) <br> XXXXXXXX | $\begin{gathered} \hline \text { PCNH3 } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \hline \text { PCNL3 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 000100н | $\begin{aligned} & \text { PTMR4 } \\ & 11111111 \end{aligned}$ | (R) $11111111$ | PCSR4 <br> XXXXXXXX | (W) <br> XXXXXXXX | PPG4 |
| 000104н | PDUT4 <br> XXXXXXXX | $\begin{array}{r} \text { (W) } \\ \text { XXXXXXXX } \end{array}$ | $\begin{gathered} \hline \text { PCNH4 } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \hline \text { PCNL4 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |
| 000108H | $\begin{aligned} & \text { PTMR5 } \\ & 11111111 \end{aligned}$ | $\begin{gathered} \text { (R) } \\ 11111111 \end{gathered}$ | $\begin{array}{ll}\text { PCSR5 } & (W) \\ \text { XXXXXXXX } & \text { XXXXXXXX }\end{array}$ |  | PPG5 |
| 00010С ${ }_{\text {н }}$ | PDUT5 XXXXXXXX | (W) XXXXXXXX | $\begin{gathered} \text { PCNH5 } \quad \text { (R/W) } \\ 0000000 \text { - } \end{gathered}$ | $\begin{array}{cc} \text { PCNL5 } & \text { (R/W) } \\ 00000000 \end{array}$ |  |

(Continued)

## MB91133/MB91F133


(Continued)

## MB91133/MB91F133


(Continued)

## MB91133/MB91F133

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000600н | $\begin{array}{cc} \hline \text { DDR3 } & \text { (W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { DDR2 } & \text { (W) } \\ 00000000 \end{array}$ | - | - | Data Direction Register |
| 000604 | - | $\begin{array}{cc} \text { DDR6 } & \text { (W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \text { DDR5 } & \text { (W) } \\ 00000000 \end{array}$ | $\begin{array}{cc} \text { DDR4 } & \text { (W) } \\ 00000000 \end{array}$ |  |
| 000608H | - | - | - | $\begin{array}{cc} \text { DDR8 } & \text { (W) } \\ -0000000 \end{array}$ |  |
| 00060Сн | $\begin{gathered} \text { ASR1 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000001 \end{gathered}$ | $\begin{gathered} \text { AMR1 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000000 \end{gathered}$ | T-unit |
| 000610н | $\begin{gathered} \text { ASR2 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000010 \end{gathered}$ | $\begin{gathered} \text { AMR2 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000000 \end{gathered}$ |  |
| 000614н | $\begin{gathered} \text { ASR3 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000011 \end{gathered}$ | $\begin{gathered} \text { AMR3 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000000 \end{gathered}$ |  |
| 000618H | $\begin{gathered} \text { ASR4 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000100 \end{gathered}$ | $\begin{gathered} \text { AMR4 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000000 \end{gathered}$ |  |
| 00061Cн | $\begin{gathered} \text { ASR5 } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { (W) } \\ 00000101 \end{gathered}$ | $\begin{aligned} & \text { AMR5 } \\ & 00000000 \end{aligned}$ | $\begin{gathered} \text { (W) } \\ 00000000 \end{gathered}$ |  |
| 000620н | $\begin{array}{cc} \hline \text { AMD0 } & \text { (R/W) } \\ ---0 & 0111 \end{array}$ | $\begin{array}{cc} \hline \text { AMD1 } & \text { (R/W) } \\ 0--00000 \end{array}$ | $\begin{array}{cc} \hline \text { AMD32 } & (\mathrm{R} / \mathrm{W}) \\ 00000000 \end{array}$ | $\begin{array}{cc} \hline \text { AMD4 } & \text { (R/W) } \\ 0--00000 \end{array}$ |  |
| 000624 | $\begin{array}{cc} \hline \text { AMD5 } & (\mathrm{R} / \mathrm{W}) \\ 0--0 & 0000 \end{array}$ | (W)-1------ | - |  |  |
| 000628 ${ }^{\text {H }}$ | $\begin{aligned} & \text { EPCRO } \\ & ----1100 \end{aligned}$ |  | EPCR1 | $\begin{gathered} \text { (W) } \\ 1111111 \end{gathered}$ |  |
| 00062Cн | - |  |  |  |  |
| 000630н | - | $\begin{array}{cc} \hline \text { PCR6 } & \text { (R/W) } \\ 00000000 \end{array}$ | - |  | Pull-up Control |
| $\begin{gathered} \hline 000634 \mathrm{H} \\ \text { to } \\ 0007 \mathrm{BC} \end{gathered}$ |  |  | - |  | Reserved |
| 0007C0н | $\begin{array}{ll} \hline \text { FLCR } & \text { (R/W) } \\ 000 \times 0000 \end{array}$ |  | - |  | FLASH Control |
| 0007C4 | $\begin{array}{cc} \hline \text { FWTC } & (R / W) \\ ----0 & 0 \end{array}$ |  | - |  |  |
| $\begin{gathered} \text { 0007C8н } \\ \text { to } \\ 0007 \mathrm{~F} 8 \mathrm{H} \end{gathered}$ | - |  |  |  | Reserved |

(Continued)

## MB91133/MB91F133

(Continued)

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 0007FCH |  |  | $\begin{array}{ll} \text { LER } \quad(\mathrm{W}) \\ ----0 & 0 \end{array}$ | $\begin{gathered} \hline \text { MODR } \quad \text { (W) } \\ \text { XXXXXXXX } \end{gathered}$ | Little Endian Register Mode Register |

*1 : Do not execute RMW instructions to registers with write-only bits.
*2 : Do not execute write access to read-only or reserved registers except for particular requests.
*3 : Data in areas with "-" or reserved ones are unspecified.
*4 : RMW instructions (RMW : Read / Modify / Write)

| AND | Rj , @Ri | OR | Rj, @Ri | EOR | Rj, @Ri |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANDH | Rj, @Ri | ORH | Rj, @Ri | EORH | Rj, @Ri |
| ANDB | Rj, @Ri | ORB | Rj, @Ri | EORB | $\mathrm{Rj}, @ \mathrm{Ri}$ |
| BANDL | \#u4, @Ri | BORL | \#u4, @Ri | BEORL | \#u4, @Ri |
| BANDH | \#u4, @Ri | BORH | \#u4, @Ri | BEORH | \#u4, @Ri |

## MB91133/MB91F133

## - INTERRUPTION VECTOR

Causes of MB91130 interruptions and allocation of interruption vectors and interruption control registers are described in the interruption vector table.

| Interruption sauce | Interruption number |  | Interruption level ${ }^{1}$ | Offset | Address ${ }^{2}$ of TBR default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal |  |  |  |
| Reset | 0 | 00 | - | 3FCH | 000FFFFCH |
| System reservation | 1 | 01 | - | 3F8H | 000FFFF8н |
| System reservation | 2 | 02 | - | 3F4н | 000FFFF4н |
| System reservation | 3 | 03 | - | 3F0н | 000FFFFOн |
| System reservation | 4 | 04 | - | 3ЕСн | 000FFFEC ${ }_{\text {н }}$ |
| System reservation | 5 | 05 | - | 3Е8н | 000FFFE8н |
| System reservation | 6 | 06 | - | 3E4H | 000FFFE4 ${ }_{\text {¢ }}$ |
| System reservation | 7 | 07 | - | 3ЕОн | 000FFFEOH |
| System reservation | 8 | 08 | - | 3DCH | 000FFFDCH |
| System reservation | 9 | 09 | - | 3D8н | 000FFFD8н |
| System reservation | 10 | 0A | - | 3D4н | 000FFFD4н |
| System reservation | 11 | OB | - | 3D0н | 000FFFDOH |
| System reservation | 12 | OC | - | 3ССн | 000FFFCCH |
| System reservation | 13 | OD | - | 3С8н | 000FFFC8 |
| Exceptions to undefined instructions | 14 | OE | - | 3С4 | 000FFFC4 |
| System reservation | 15 | OF | - | 3С0н | 000FFFCOH |
| External interruption 0 | 16 | 10 | ICROO | 3BCH | $000 \mathrm{FFFBC}{ }_{\text {H }}$ |
| External interruption 1 | 17 | 11 | ICR01 | 3B8н | 000FFFB8н |
| External interruption 2 | 18 | 12 | ICR02 | 3В4н | 000FFFB4 ${ }_{\text {¢ }}$ |
| External interruption 3 | 19 | 13 | ICR03 | 3В0н | 000FFFB0н |
| External interruption 4 | 20 | 14 | ICR04 | ЗАСн | 000 FFFACH |
| External interruption 5 | 21 | 15 | ICR05 | ЗА8н | 000FFFA8н |
| External interruption 6 | 22 | 16 | ICR06 | 3А4н | 000FFFA4 |
| External interruption 7 | 23 | 17 | ICR07 | ЗАОн | 000FFFA0н |
| External interruption 8 to 15 | 24 | 18 | ICR08 | 39С | 000FFF9CH |
| External interruption 16 to 23 | 25 | 19 | ICR09 | 398н | 000FFF98н |
| UART0 (Reception completion) | 26 | 1A | ICR10 | 394н | 000FFF94н |
| UART1 (Reception completion) | 27 | 1B | ICR11 | 390н | 000FFF90н |
| UART2 (Reception completion) | 28 | 1 C | ICR12 | 38Сн | 000FFF8CH |
| UART3 (Reception completion) | 29 | 1D | ICR13 | 388н | 000FFF88\% |
| UART4 (Reception completion) | 30 | 1E | ICR14 | 384н | 000FFF84н |

(Continued)

## MB91133/MB91F133

| Interruption sauce | Interruption number |  | Interruption level ${ }^{1}$ | Offset | Address ${ }^{2}$ of TBR default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal |  |  |  |
| UART0 (Transmission completion) | 31 | 1F | ICR15 | 380н | 000FFF80н |
| UART1 (Transmission completion) | 32 | 20 | ICR16 | $37 \mathrm{C}_{\mathrm{H}}$ | $000 \mathrm{FFF7} \mathrm{C}_{\text {н }}$ |
| UART2 (Transmission completion) | 33 | 21 | ICR17 | 378 ${ }^{\text {¢ }}$ | 000FFF78 |
| UART3 (Transmission completion) | 34 | 22 | ICR18 | 374 | 000FFF74 |
| UART4 (Transmission completion) | 35 | 23 | ICR19 | 370н | 000FFF70н |
| DMAC (end, error) | 36 | 24 | ICR20 | 36 CH | 000FFF6C ${ }_{\text {н }}$ |
| Reload timer 0 | 37 | 25 | ICR21 | 368н | 000FFF68н |
| Reload timer 1 | 38 | 26 | ICR22 | 364 | 000FFF64н |
| Reload timer 2 | 39 | 27 | ICR23 | 360н | 000FFF60н |
| Reload timer 3 | 40 | 28 | ICR24 | $35 \mathrm{C}_{\text {н }}$ | 000FFF5CH |
| Reload timer 4 | 41 | 29 | ICR25 | 358H | 000FFF58н |
| A/D (sequential type) | 42 | 2A | ICR26 | 354н | 000FFF54н |
| PPG0 | 43 | 2B | ICR27 | 350н | 000FFF50н |
| PPG1 | 44 | 2 C | ICR28 | 34 CH | 000FFF4Cн |
| PPG2 | 45 | 2D | ICR29 | 348н | 000FFF48 |
| PPG3 | 46 | 2E | ICR30 | 344 | 000FFF44н |
| PPG4/5 | 47 | 2 F | ICR31 | 340н | 000FFF40н |
| Waveform generator | 48 | 30 | ICR32 | 33CH | 000FFF3C ${ }_{\text {H }}$ |
| U/D counter 0 (compare/ underflow-overflow, up/down invert) | 49 | 31 | ICR33 | 338 + | 000FFF38 |
| U/D counter 1 (compare/ underflow-overflow, up/down invert) | 50 | 32 | ICR34 | 334 | 000FFF34н |
| ICU0 (load) | 51 | 33 | ICR35 | 330н | 000FFF30н |
| ICU1 (load) | 52 | 34 | ICR36 | 32CH | 000FFF2C ${ }_{\text {н }}$ |
| ICU2 (load) | 53 | 35 | ICR37 | 328 ${ }^{\text {+ }}$ | 000FFF28н |
| ICU3 (load) | 54 | 36 | ICR38 | 324 | 000FFF24 |
| OCU0 (matched) | 55 | 37 | ICR39 | 320н | 000FFF20н |
| OCU1 (matched) | 56 | 38 | ICR40 | 31 CH | 000 FFF1C ${ }_{\text {н }}$ |
| OCU2 (matched) | 57 | 39 | ICR41 | 318H | 000FFF18 ${ }_{\text {н }}$ |
| OCU3 (matched) | 58 | 3A | ICR42 | 314 + | 000FFF14 |
| OCU4/5 (matched) | 59 | 3B | ICR43 | 310 H | 000FFF10н |
| OCU6/7 (matched) | 60 | 3C | ICR44 | $30 \mathrm{C}_{\mathrm{H}}$ | 000FFFOC ${ }_{\text {H }}$ |
| Level comparator | 61 | 3D | ICR45 | 308H | 000FFF08н |
| 16-bit freerun timer | 62 | 3E | ICR46 | 304н | 000FFF04H |
| Delay interruption factor bit | 63 | 3F | ICR47 | 300н | 000FFFO0н |

(Continued)

## MB91133/MB91F133

(Continued)

| Interruption sauce | Interruption number |  | Interruption level ${ }^{1}$ | Offset | Address *2 of TBR default |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decimal | Hexadecimal |  |  |  |
| System reservation (used under REALOS *3) | 64 | 40 | - | 2 FCH | 000FFEFCH |
| System reservation (used under REALOS *3) | 65 | 41 | - | 2F8н | 000FFEF8 ${ }^{\text {H }}$ |
| Used under INT instruction | 66 | 42 | - | 2F4н | 000FFEF4 |
| Used under INT instruction | 67 | 43 | - | 2FOH | 000FFEFOн |
| Used under INT instruction | 68 | 44 | - | 2ЕСн | 000FFEECH |
| Used under INT instruction | 69 | 45 | - | 2Е8н | 000FFEE8 ${ }^{\text {¢ }}$ |
| Used under INT instruction | 70 | 46 | - | 2E4H | 000FFEE4H |
| Used under INT instruction | 71 | 47 | - | 2 EOH | 000FFEEOH |
| Used under INT instruction | 72 | 48 | - | 2DCH | 000FFEDC ${ }_{\text {н }}$ |
| Used under INT instruction | 73 | 49 | - | 2D8H | 000FFED8н |
| Used under INT instruction | 74 | 4A | - | 2D4H | 000FFED4 |
| Used under INT instruction | 75 | 4B | - | 2DOH | 000FFEDOH |
| Used under INT instruction | 76 | 4C | - | 2 CCH | 000FFECCH |
| Used under INT instruction | 77 | 4D | - | 2С8н | 000FFEC8н |
| Used under INT instruction | 78 | 4E | - | 2С4н | 000FFEC4 |
| Used under INT instruction | 79 | 4F | - | 2 COH | 000FFECOH |
| Used under INT instruction | $\begin{gathered} 80 \\ \text { to } \\ 255 \end{gathered}$ | $\begin{array}{r} 50 \\ \text { to } \\ \text { FF } \end{array}$ | - | $\begin{gathered} 2 \mathrm{BC}_{\mathrm{H}} \\ \text { to } \\ 00 \mathrm{O}_{\mathrm{H}} \end{gathered}$ | $\begin{aligned} & \text { O00FFEBCH } \\ & \text { to } \\ & 000 \text { FFC00н } \end{aligned}$ |

*1 : ICR sets the interruption level for each interruption request using the register built into the interruption controller. ICR is prepared in accordance with each interruption request.
*2 : TBR is the register that indicates the starting address of the vector table for EIT.
Addresses with added offset values that are specified per TBR and EIT factor will be the vector addresses.
*3 : 0X40, 0X41 interruptions for system codes are used in the event that REALOS/FR is used.

## MB91133/MB91F133

## ■ PERIPHERAL RESOURCES

## 1. Bus Interface

The bus interface controls the interface with external memory and external I/O.

- Bus Interface Characteristics
- 24-bit (16 MB) address output
- 16/8-bit bus width can be set.
- Insertion of programmable "automatic memory wait" (maximum of 7 cycles)
- Supports "little endian" mode
- Unused addresses / data pins can be used as I/O ports.
- Clock doubled should be used if the external bus exceeds 25 MHz . Bus speed is $1 / 2$ of the CPU speed.


## - Areas

A total of six types of chip selection areas are prepared for the bus interface. The position of each area can be randomly arranged per 64 KB at least using area selection registers (ASR1 to ASR 5) and area mask registers (AMR1 to AMR 5) in an area of 4 GB. The area 0 is allocated to space outside the area specified by ASR1 to ASR5. External areas other than 00010000 to 0005 FFFFн are deemed area 0 on resetting.
There is no chip selection output pin so no setting is required. Setting it has no effect on usage.
Figure 4.1-1 shows an example in which areas 1 to 5 are arranged from $00100000_{\text {н }}$ to 0014 FFFFH in 64 KB units. Also, Figure 4.1-2 shows an example in which area 1 is arranged as $00000000_{\mathrm{H}}$ to 0007 FFFF in 512 KB and areas 2 to 5 are arranged as 0010000 н to 004 FFFFFH $^{\text {in }} 1-\mathrm{MB}$ units.


Figure 4.1-1
Area Arrangement Example 1

## MB91133/MB91F133

## - Block Diagram



## MB91133/MB91F133

## - Register List

| Address | 87 |  |  |
| :---: | :---: | :---: | :---: |
| 0000060 CH | ASR1 |  | Area Select Register 1 |
| 0000060Eн | AMR1 |  | Area Mask Register 1 |
| 00000610H | ASR2 |  | Area Select Register 2 |
| 00000612H | AMR2 |  | Area Mask Register 2 |
| 00000614H | ASR3 |  | Area Select Register 3 |
| 00000616H | AMR3 |  | Area Mask Register 3 |
| 00000618H | ASR4 |  | Area Select Register 4 |
| 0000061 AH | AMR4 |  | Area Mask Register 4 |
| 0000061 CH | ASR5 |  | Area Select Register 5 |
| 0000061Eн | AMR5 |  | Area Mask Register 5 |
| 00000620H | AMD0 | AMD1 | Area Mode Register 0 / Area Mode Register 1 |
| 00000622H | AMD32 | AMD4 | Area Mode Register 32 / Area Mode Register 4 |
| 00000624H | AMD5 | - | Area Mode Register 5 |
| 00000626H | RFCR |  | ReFresh Control Register |
| 0000062CH | DMCR4 |  | DRAM Control Register 4 |
| 0000062EH | DMCR5 |  | DRAM Control Register 4 |
| 00000688H | EPCR0 | EPCR1 | External Pin Control Register |
| 000007FEh | LER | MODR | Little Endian Register / MODe Register |

Note : Functional pins have not been prepared in the shaded area for MB91133/MB91F133, so these registers should not be accessed.

## MB91133/MB91F133

## 2. I/O Port

MB91133/MB91F133 can be used as an I/O port when the setting for resources dealing with each pin does not use the pin for input/output.
As regards the read value of the port (PDR), the pin level is read out when input is set for the port. If output is set, the data register value is read out. This is the same for reading under Read Modify Write.
If the input setting is changed to output setting, output data should be set first. If Read Modify Write instructions (i.e. bit set) are used in this case, the data that is read out is the input data from the pin and is not the latch value of the data register, so care must be taken.

- Basic I/O Port Block Diagram



## - I/O Port Register

The I/O port consists of the Port Data Register (PDR) and Port Direction Register (DDR) .

- In case of input mode (DDR = "0")

When PDR reads : Level of external pins handled is read out.
When PDR writes : Set value is written in PDR.

- In case of output mode (DDR = " 1 ")

When PDR reads : PDR values are read out.
When PDR writes: PDR values are output to the external pin handled.

- Switching control for resources and ports of the analog pin (A/D)
- Resources and ports of the analog pin (A/D) are switched using the Analog Input Control register on Port K (AICK) .
This controls whether Port K is used as an analog or general-purpose port.
0 : General-purpose port
1 : Analog input (A/D)


## MB91133/MB91F133

## - Block Diagram of Input/Output Port (with Pull-up Resistance)



## - Pull-up resistance control register (PCR) R/W

Turns pull-up resistance ON/OFF.
0 : Pull-up resistance turned off
1 : Pull-up resistance turned on

Notes : • The pull-up resistance control register setting is handled as a priority in stop mode ( $\overline{\mathrm{HIZ}}=1$ ) as well.

- Use of the pull-up resistance control function is prohibited when the pin concerned is used as the external bus pin. "1" should not be written in this register.


## MB91133/MB91F133

## - Block Diagram of Input / Output Port (Open-drain Output Function with Pull-up Resistance)



- Pull-up resistance control register (PCR) R/W

Controls pull up resistance ON/OFF.
0 : Without pull-up resistance
1 : With pull-up resistance

- Open-drain control register (ODCR) R/W

Controls open-drain in output mode.
0 : Standard output port in output mode
1 : Open-drain output port in output mode

Notes : • This has no meaning in input mode (output Hi-Z). Input/output mode is decided by the Direction Register (DDR).

- Pull-up resistance control register setting is handled as the priority in stop mode ( $\overline{\mathrm{HIZ}}=1$ ) as well.
- Use of both the pull-up resistance control function and open-drain control function are prohibited when the pin concerned is used as an external bus pin. "1" should not be written in both registers.


## MB91133/MB91F133

## - Port Data Register (PDR)

| PDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000001н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | ХХХХХХХХХв | R/W |
| PDR3 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000000h | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | ХХХХХХХХХв | R/W |
| PDR4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000007H | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | XXXXXXXXв | R/W |
| PDR5 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000006н | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | XXXXXXXXв | R/W |
| PDR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000005H | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | ХХХХХХХХв | R/W |
| PDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 00000Bн | - | P86 | P85 | P84 | P83 | P82 | P81 | P80 | - $\mathrm{XXXXXXXв}$ | R/W |
| PDRC | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000013н | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | ХХХХХХХХХв | R/W |
| PDRD | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000012н | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | XXXXXXXXв | R/W |
| PDRE | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000011н | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 | ХХХХХХХХХв | R/W |
| PDRF | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000010 H | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | ХХХХХХХХХв | R/W |
| PDRG | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000017H | - | - | PG5 | PG4 | PG3 | PG2 | PG1 | PG0 | - - ХХХХХХХв | R/W |
| PDRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000016 H | - | - | - | - | - | PH2 | PH1 | PH0 | --- - ХХХв | R/W |
| PDRI | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000015H | - | - | PI5 | P14 | PI3 | PI2 | Pl1 | PIO | - - ХХХХХХХв | R/W |
| PDRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000014H | - | - | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | - - ХХХХХХХв | R/W |
| PDRK | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 00001Bн | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | XXXXXXXXв | R/W |
| PDRL | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 00001Aн | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | XXXXXXXХв | R/W |

## MB91133/MB91F133

- Data Direction Register (DDR)

| DDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000601H | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | 00000000в | W |
| DDR3 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000600 H | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | 00000000в | W |
| DDR4 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000607\% | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 | 00000000в | W |
| DDR5 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000606H | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | 00000000в | W |
| DDR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 000605H | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | 00000000в | W |
| DDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 00060Вн | - | P86 | P85 | P84 | P83 | P82 | P81 | P80 | - 0000000в | W |
| DDRC | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D3н | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | 00000000в | R/W |
| DDRD | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D2н | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | 00000000в | R/W |
| DDRE | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D1н | PE7 | PE6 | PE5 | PE4 | PE3 | PE2 | PE1 | PE0 | 00000000в | R/W |
| DDRF | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D0н | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | 00000000в | R/W |
| DDRG | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D7H | - | - | PG5 | PG4 | PG3 | PG2 | PG1 | PG0 | - - 000000в | R/W |
| DDRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D6н | - | - | - | - | - | PH2 | PH1 | PH0 | ----000в | R/W |
| DDRI | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D5 | - | - | PI5 | Pl4 | PI3 | PI2 | P11 | PIO | -- 000000в | R/W |
| DDRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000D4н | - | - | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJO | - - 000000в | R/W |
| DDRK | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000DBн | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | 00000000в | R/W |
| DDRL | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000DAн | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | 00000000в | R/W |
| DDR0 to L control input/output direction of the I/O ports handled per bit. |  |  |  |  |  |  |  |  |  |  |
| DDR = 0 : Port inp | DDR = 1 : Port output |  |  |  | " 0 " must be written into the empty bit. |  |  |  |  |  |

## MB91133/MB91F133

## - Pull up Control Register (PCR)

| PCR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000631н | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | 00000000в | R/W |
| PCRC | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value 00000000в | Access <br> R/W |
| Address : 0000C3H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |  |  |
| PCRD | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value 00000000в | Access <br> R/W |
| Address : 0000C2н | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |  |  |
| PCRE | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000C1н | - | - | - | - | - | - | PE1 | PE0 | -----00в | R/W |
| PCRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000C6н | - | - | - | - | - | PH2 | PH1 | PH0 | ----000в | R/W |
| PCRI | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value$- \text { - 000000в }$ | Access <br> R/W |
| Address : 0000C5h | - | - | PI5 | PI4 | PI3 | PI2 | PI1 | PI0 |  |  |
| PCRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value- - 000000в | Access <br> R/W |
| Address : 0000C4H | - | - | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 |  |  |
| PCR6 to J carry out PCR = 0 : Pull-up PCR = $1:$ Pull-up |  | tanc urned urned | ontr <br> ff <br> n | f the | por | andl |  |  |  |  |

## - Open-drain Control Register (ODCR)

| OCRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 0000САн | - | - | - | - | - | PH2 | PH1 | PH0 | --- - 000в | R/W |
| OCRI | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address :0000C9н | - | - | PI5 | PI4 | PI3 | PI2 | PI1 | PIO | - - 000000в | R/W |
| OCRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value | Access |
| Address : 0000C8н | - | - | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | - -000000в | R/W |
| OCRH to J carry out open-drain control in output mode of the I/O ports handled. <br> OCR $=0$ : Standard output port in output mode <br> OCR = 1 : Open-drain output port in output mode <br> This has no meaning in input mode (output Hi-z). |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## MB91133/MB91F133

- Analog Input Control Register (AICR)


AICK controls each pin of the I/O ports handled as follows.
AIC $=0$ : Analog input mode
AIC $=1$ : Port input mode
Set to "0" when reset.

## MB91133/MB91F133

## 3. 8/16-bit Up/Down Counter / Timer

8/16-bit up/down counter / timer is configured of event input pins $\times 6,8$-bit up/down counters $\times 2,8$-bit reload / compare registers $\times 2$ and their control circuits.

- Characteristics of 8/16-bit Up/Down Counter / Timer
- Counting from (0) d to (256) $d$ is possible using an 8 -bit counting register. (Counting from ( 0 ) $d$ to ( 65535 ) $d$ is possible in 16 -bit $\times 1$ operation mode.)
- 4 types of counting mode can be selected by the count clock
- Selection can be made from two types of internal clock as the count clock in timer mode.
- Detection edge of the external pin input signals can be selected in up/down count mode.
- Phase difference count mode is suited to count encoders such as motors. Turning angle and turning number, etc., can easily and accurately be counted by separately inputting phase A, B and Z outputs of the encoder.
- Selection can be made from two function types for the ZIN pin (valid for all modes).
- Compare and reload functions are featured, and each function can be used alone or in combination. Up/down counting with random width can be carried out using both functions in combination.
- The count direction directly before can be identified by the count direction flag.
- Generation of interruptions in case of compared match, reload (underflow) or overflow and in cases where the count direction is changed can be controlled separately.


## MB91133/MB91F133

## - Block Diagram

## 8/16-bit Up/Down Counter / Timer (ch0)



## 8/16-bit Up/Down Counter / Timer (ch1)



## MB91133/MB91F133

## - Register List

| 31 | 1615 |  |  |
| :---: | :---: | :---: | :---: |
| RCR1 | RCR0 | UDCR1 | UDCR0 |
| CCRH0 | CCRL0 | - | CSR0 |
| CCRH1 | CCRL1 | - | CSR1 |

Up/down count register ch0 (UDCR0)

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000087н | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |

Up/down count register ch1 (UDCR1)

|  | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Reload compare register ch0 (RCR0)

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Reload compare register ch1 (RCR1)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address:000084н | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |

Counter Status register ch0, 1 (CSR0, 1)


Counter control register ch0, 1 (CCRLO, 1)


Counter control register ch0 (CCRHO)


Counter control register ch1 (CCRH1)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address :00008CH | - | CDCF | CFIE | CLKS | CMS1 | CMSO | CES1 | CESO |

## MB91133/MB91F133

## 4. 16-bit Reload Timer

The 16 -bit timer is configured with a 16 -bit down counter, 16-bit reload register, pre-scalar to prepare the internal count clock and control register. Selection can be made from three types of internal clocks (machine clock 2 / $8 / 32$ cycles) as the input clock. DMA transfer can be initiated by interruption. The MB91133/MB91F133 features a 5-channel timer.

- Block Diagram


Channel 2TO output of the reload timer is connected to the A/D converter inside the LSI. Thus, A/D conversion can be started up at the cycle set in the reload register.

## MB91133/MB91F133

## 5. PPG Timer

The PPG timer can efficiently output accurate PWM waveforms. The MB91130 series features a 6 -channel PPG timer.

- PPG Timer Characteristics
- Each channel is configured with a 16-bit down counter, 16-bit data register with cycle setting buffer, 16 -bit compare register with duty setting buffer and pin control area.
- Selection can be made from four types of count clocks for 16-bit down counters.

Internal clock $\phi, \phi 4, \phi 16$, , 64

- Counter values can be initialized to "FFFFh" by resetting and counter borrowing.
- PWM output is available per channel.
- Register outline

Cycle setting register : Reloading register with buffer
Duty setting register: Compare register with buffer
Transfer from buffer is carried out by counter borrowing.

- Pin control outline

Set to "1" by duty match. (Priority)
Resets to "0" by counter borrowing.
All "L" (or "H") can simply be output by using the output values fixing mode.
Polarization can also be specified.

- Interruption request can be generated by selecting from the following combinations.

Initiation of this timer
Counter borrow generation (cycle match)
Duty match generation
Counter borrow generation (cycle match) or duty match generation DMA transfer can be initiated by the above interruption requests.

- Simultaneous initiation of a number of channels can be set by software or other interval timers. Re-start during operation can also be set.


## MB91133/MB91F133

## - Block Diagram

## Overall Block Diagram of PPG Time



## MB91133/MB91F133

## Block Diagram of PPG Timer for 1 Channel



- Register list

| Address |  |  | R/W | General control register 1 |
| :---: | :---: | :---: | :---: | :---: |
| 000000DCH | GCN1 |  |  |  |
| 000000DFH |  | GCN2 | R/W | General control register 2 |
| 000000E0H |  |  | R | ch0 Timer register |
| 000000E2H |  |  | W | ch0 Peripheral setting register |
| 000000E4H |  |  | W | ch0 Duty setting register |
| 000000E6H | PCNH | PCNL | R/W | ch0 Control status register |
| 000000E8H |  |  | R | ch1 Timer register |
| 000000EAH |  |  | W | ch1 Peripheral setting register |
| 000000ECH |  |  | W | ch1 Duty setting register |
| 000000EEH | PCNH | PCNL | R/W | ch1 Control status register |
| 000000FOH |  |  | R | ch2 Timer register |
| 000000F2H |  |  | W | ch2 Peripheral setting register |
| 000000F4H |  |  | W | ch2 Duty setting register |
| 000000F6H | PCNH | PCNL | R/W | ch2 Control status register |
| 000000F8H |  |  | R | ch3 Timer register |
| 000000FAH |  |  | W | ch3 Peripheral setting register |
| 000000 FCH |  |  | W | ch3 Duty setting register |
| 000000FEh | PCNH | PCNL | R/W | ch3 Control status register |

(Continued)

## MB91133/MB91F133

(Continued)


## MB91133/MB91F133

## 6. Multifunction Timer

The multifunction timer unit is configured of a 16 -bit freerun timer $\times 1$, 16 -bit output compare $\times 8,16$-bit input capture $\times 4,16$-bit PPG timer $\times 6$ ch and waveform generation area modules. 12 independent waveform outputs based on a 16-bit free-run timer are possible using this function and measurement of input pulse width and external clock cycle is also possible.

## - Multifunction Timer Configuration

- 16-bit free-run timer ( $\times 1$ )

The 16-bit free-run timer consists of a 16-bit up counter, control register, 16-bit compare clear register and pre-scalar. Output values of this counter are used as the base timer for output compare and input capture.

- Counter operation clocks can be selected from six types.

Six types of internal clocks ( $\phi 2, \phi 4, \phi 8, \phi 16, \phi 32, \phi 64$ )
$\phi$ : Machine clock

- Interruption can be generated by overflow of the counter value and a compared match with compare clear register. (Mode setting is required for a compared match.)
- Counter value can be initialized to " 0000 H " by a compared match with the reset, software clear or the compare clear register.
- Output compare ( $\times 8$ )

Output compare is configured of 16 -bit compare register $\times 8$, latch for compare output and control register. Interruption can be generated as well as reversing output level when the 16 -bit free-run timer value and compare register value match.

- 8 compare registers can be operated independently. Output pins and interruption flags support each compare register.
- Output pins can be controlled by pairing two compare registers. Output pins are reversed using two compare registers.
- Initial value of each output pin can be set.
- Interruption can be generated by matching compare.
- Input capture ( $\times 4$ )

Input capture is configured with four independent external input pins, supported capture and control register. 16 -bit free-run timer value is held in the capture register by detecting the random edge of signals that are input by the external input pin, and interruption can simultaneously be generated.

- Valid edges (rising edge, falling edge, both edges) of external input signals can be selected.
- Four input captures can be operated independently.
- Interruption can be generated by the valid edges of external input signals.
- 16-bit PPG timer ( $\times 6$ )

Refer to PPG timer

## MB91133/MB91F133

## - Waveform Generation Area

The waveform generation area is configured with 8 -bit timer $\times 3$, 8 -bit reload register $\times 3$, timer control register $\times 3$ and 8 -bit waveform control register. This control circuit controls the waveform of the 16 -bit PPG timer and real-time output, and DC chopper output and non-overlapping 3-phase waveform output to be used for inverter control are possible.

- Non-overlapping pulse output of the PPG timer is possible by setting dead time of the 8 -bit timer (dead time timer function).
- Real timer output is operated by the 2-channel mode and non-overlapping output of the waveform is possible by setting the dead time of the 8 -bit timer (dead time timer function) .
- Operation of PPG timer can easily be started/stopped by generating a GATE signal for the PPG timer operation through match detection of real-time output compare (GATE function).
- The 8 -bit timer is operated by match detection of real-time output compare, and operation of the PPG timer can easily be started/stopped by generating a GATE signal for the PPG timer until the 8 -bit timer is stopped (GATE function).
- Pin output can be forcibly controlled by input to the DTTI pin. Pins can be controlled externally even if oscillations stop due to lack of clocks for inputs to this pin. (Each pin level can be set by the program .) If this function is used, the port should be set to output ( $\mathrm{DDR}=1$ ) and the output value should be described in the PDR beforehand.


## MB91133/MB91F133

## - Block Diagram

## Block Diagram of PPG Timer for 1 Channel



## MB91133/MB91F133

## Block Diagram of Waveform Generation Area



## MB91133/MB91F133

## - Registers List



## MB91133/MB91F133

## 7. External Interruption

The external interruption control area is the block that controls the external interruption requests input in INT0 to INT23. The level of request to be detected can be selected from "H", "L", "Rising edge" or " Falling edge".

- Block diagram



## - Register List

External interruption permission register (ENIR)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |

External interruption factor register (EIRR)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |

Request level setting register (ELVR)

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LB0 | LA0 |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | LB7 | LA7 | LB6 | LA6 | LB5 | LA5 | LB4 | LA4 |

There are three sets of the above registers (for 8 channels) for a total of 24 channels.

## MB91133/MB91F133

## 8. Delay Interruption Module

The delay interruption module generates interruptions for task switching. Interruption requests to the CPU can be generated / cancelled using software with this module.

## - Block Diagram

Refer to "9.(2) Block Diagram of Interruption Controller" for the block diagram of the delay interruption generation area.

- Register List

| Address: 00000430н | bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DICR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | - | - | DLYI |  |
|  | R/W |  |  |  |  |  |  |  |  |

## MB91133/MB91F133

## 9. Interruption Controller

The interruption controller carries out interruption reception and arbitration.

## - Hardware configuration of the interruption controller

This module consists of the following items.

- ICR register
- Interruption priority judgement circuit
- Interruption level, interruption number (vector) generation area
- Cancellation request generation area for HOLD request


## - Major interruption controller functions

This module has the following functions.

- Detection of interruption requests
- Priority grade judgement (depending on the level and number)
- Transferring interruption level of factors for the judgement results (to CPU)
- Transferring interruption number of factors for the judgement results (to CPU)
- Recovery instruction from stop mode by generating interruption
- Cancellation of HOLD request to the bus master


## - Resetting Interruption Factors

There are restrictions between RETI instructions and those for resetting interruption factors in the interruption routine.

## - Block Diagram



Note : DLYI shown in the figure indicates delay interruption area. (Refer to the chapter on the delay interruption module for details.)
INTO is the wake-up signal to the clock control area in case of sleep or stop.
HLDCAN is the bus vacation request signal to bus masters other than the CPU.
There is no NMI function in this model.

## MB91133/MB91F133

## - Register List

Address: 00000400 H
Address: 00000401H
Address: 00000402H
Address: 00000403H
Address: 00000404H
Address: 00000405H
Address: 00000406H
Address: 00000407H
Address: 00000408H
Address: 00000409н
Address: 0000040Ан
Address: 0000040Вн
Address: 0000040CH
Address: 0000040Dh
Address: 0000040Ен
Address: 0000040FH
Address: 00000410H
Address: 00000411H
Address: 00000412H
Address: 00000413H
Address: 00000414H
Address: 00000415H
Address: 00000416H
Address: 00000417H
Address: 00000418H
Address: 00000419H
Address: 0000041AH
Address: 0000041BH
Address: 0000041CH
Address: 0000041Dh
Address: 0000041Ен
Address: 0000041FH

| bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | ICR00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO |  |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR01 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR02 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR03 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR04 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR05 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR06 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR07 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR08 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR09 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR10 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR11 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR12 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR13 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR14 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR15 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR16 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR17 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR18 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR19 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR20 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR21 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR22 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR23 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR24 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR25 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR26 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR27 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR28 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR29 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR30 |
| - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR31 |
|  |  |  |  | R/W | R/W | R/W | R/W |  |

(Continued)

## MB91133/MB91F133

(Continued)

| Address: 00000420H | bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | ICR32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO |  |
| Address: 00000421H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR33 |
| Address: 00000422H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR34 |
| Address: 00000423H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR35 |
| Address: 00000424H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR36 |
| Address: 00000425H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR37 |
| Address: 00000426H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR38 |
| Address: 00000427H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR39 |
| Address: 00000428H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR40 |
| Address: 00000429H | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR41 |
| Address: 0000042AH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR42 |
| Address: 0000042BH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR43 |
| Address: 0000042CH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR44 |
| Address : 0000042DH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR45 |
| Address: 0000042EH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR46 |
| Address : 0000042FH | - | - | - | - | ICR3 | ICR2 | ICR1 | ICRO | ICR47 |
|  |  |  |  |  | R/W | R/W | R/W | R/W |  |
| Address: 00000431H | - | - | - | - | LVL3 | LVL2 | LVL1 | LVLO | HRCL |
|  |  |  |  |  | R/W | R/W | R/W | R/W |  |

## MB91133/MB91F133

10. Clock Generation Area (low power consumption mechanism)

Clock generation area is a module with the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and holding factors
- Standby function (including hardware standby)
- PLL (Phase Locked Loop) is built in
- Register list

| Address |  | Reset factor / watchdog cycle control register |
| :---: | :---: | :---: |
| 000480H | RSRR/WTCR |  |
| 000481H | STCR | Standby control register |
| 000482H | PDRR | DMA request blocking register |
| 000483H | CTBR | Time base timer clear register |
| 000484H | GCR | Gear control register |
| 000485H | WPR | Watchdog reset generation postponement register |
| 000488H | PCTR | PLL / 32-K clock control register |

## - Block diagram



## MB91133/MB91F133

## 11. 8-/10-bit A/D Converter

The 8-/10-bit A/D converter features functions that convert analog input voltages to 10 - or 8 -bit digital values using the RC sequential comparison conversion method. The input signal is selected from 8 -channel analog input pins and three types of conversion initiation can be selected from software, internal clock, or external pin trigger.

## - characteristics of 8-/10-bit A/D converter

The A/D conversion function for converting analog voltages (input voltages) input into the analog input pins to digital values has the following characteristics.

- Conversion time is minimum $5.0 \mu$ s (including sampling time when machine clock is 33 MHz ) .
- Conversion method is RC sequential comparison conversion method with sample holding circuit.
- 10 - or 8 -bit resolution can be selected.
- Analog input pin can be selected from 8 channels using the program.
- interruption request can be generated when $A / D$ conversion ends.
- Data is not lost even during continuous conversion as conversion data protection function works while interruptions are permitted.
- Initiation factors for conversion can be selected from software, 16-bit reload timer 2 (rising edge) , or external pin trigger (L level detection).
There are three types of conversion modes.
Table 13.1-1 Conversion Modes of 8-/10-bit A/D Converter

| Conversion Modes | Single Conversion Operation | Scan Conversion Operation |
| :---: | :--- | :--- |
| Single conversion mode | Converts the specified channel (1 channel <br> only) once and ends. | Converts a series of channels (up to 8 <br> channels can be specified) once and ends. |
| Consecutive <br> conversion mode | Repeatedly converts the specified channel <br> (1 channel only). | Repeatedly converts a series of channels <br> (up to 8 channels can be specified). |
| Stop conversion mode | Suspends after converting the specified <br> channel (1 channel only) once and waits <br> until the next one is initiated. | Converts a series of channels (up to 8 <br> channels can be specified) but is suspend- <br> ed between each channel conversion and <br> waits until the next one is initiated. |

## MB91133/MB91F133

- Block Diagram of 8-/10-bit A/D Converter

The 8-/10-bit A/D converter is configured with the following 9 blocks.

- A/D control status register (ADCS1, 2)
- A/D data register (ADCR)
- Clock selector (input clock selector to initiate A/D conversion)
- Decoder
- Analog channel selector
- Sample holding circuit
- D/A converter
- Comparator
- Control circuit


## - Block Diagram



- Register List



## MB91133/MB91F133

## 12. 8-bit D/A Converter

The 8-bit D/A converter is an R-2R type D/A converter with 8-bit resolution.

## - Characteristics of the 8-bit D/A converter

The MB81130 series features a 3-channel D/A converter and output control can be carried out individually by the D/A control register.

- Block Diagram of 8-bit D/A Converter

The 8-bit D/A converter is configured with the following three blocks.

- 8-bit resistance ladder
- Data register
- Control register


## - Block Diagram



## MB91133/MB91F133

## - 8-bit D/A Converter Pins

D/A converter pins are dedicated pins.

## - Registers of 8-bit D/A Converter

The 8-bit D/A converter has the following two registers.
D/A control register (DACRO, 1, 2)
D/A data register (DADR2, 1, 0)

## - Register list

D/A converter data register 0

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 促0 | DA07 | DA06 | DA05 | DA04 | DA03 | DA02 | DAO | DA0 |

D/A converter data register 1
DADR1
00000AA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA17 | DA16 | DA15 | DA14 | DA13 | DA12 | DA11 | DA10 |

D/A converter data register 2
DADR2 00000A9н

| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA27 | DA26 | DA25 | DA24 | DA23 | DA22 | DA21 | DA20 |

D/A control register 0
DACR0 00000A7H


D/A control register 1
DACR1 00000А6н


D/A control register 2
DACR2
00000A5


## MB91133/MB91F133

## 13. 4-bit Level Comparator

The 4-bit level comparator is the module that compares input levels (large/small) and compares the size of the analog input voltage with 4-bit digital values.

- Functions of the 4-bit level comparator

Compares analog voltage that has been input to the analog input pins (input voltage) with 4-bit digital value and has the following characteristics.

- Conversion time is minimum $1 \mu$ s (including sampling time) .
- Sampling time is minimum $0.5 \mu \mathrm{~s}$.
- Interruption requests can be generated when analog comparison ends.
- Interruption of 4-bit level comparator

Table 15.1-1 Interruption and DMAC of 4-bit level comparator

| Interruption <br> number | Interruption control register |  | Offset | TBR default <br> address | DMAC |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register name | Address |  |  |  |
| \#61 (3Dн) | ICR45 | $00042 D$ Н | 308 н | $000 F F F 08$ н | $\times$ |

$x$ : Initiation is impossible

## MB91133/MB91F133

## - Block Diagram of 4-bit Level Comparator

The 4-bit level comparator is configured with the following three blocks.

- Comparator
- 4-bit resistance ladder
- Control register
- Block diagram
$\square$


## MB91133/MB91F133

- Registers of 4-bit Lev el Comparator


## - Register list



Control register (LVLC)

| bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | Attribute Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000018 | RD3 | RD2 | RD1 | RDO | CPLV | INT | INTE | CPEN |  |
|  | $\begin{aligned} & \text { RW } \\ & (X) \end{aligned}$ | $\begin{aligned} & \text { RW } \\ & (X) \end{aligned}$ | $\begin{aligned} & \text { RW } \\ & \text { (X) } \end{aligned}$ | $\begin{aligned} & \hline \begin{array}{l} \text { R/W } \\ (X) \end{array} \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ |  |

## MB91133/MB91F133

## 14. UART

UART is the general-purpose serial data communications interface to carry out synchronous or asynchronous communication (start-stop synchronization) with external systems. It has a master/slave-type communications function (multiprocessor mode: supporting only master side) as well as normal bi-directional communications function (normal mode).

## - UART Functions

UART is the general-purpose serial data communications interface that sends and receives serial data to/from other CPUs and peripheral equipment, and has functions shown in Table 16.1-1.

Table 16.1-1 UART Functions

|  | Functions |
| :---: | :---: |
| Data buffer | Full-duplex double buffer |
| Transfer mode | - Clock synchronous (without start-stop bit) <br> - Clock asynchronous (start-stop cycle) |
| Baud rate | - Dedicated baud rate generator is available. Can be selected from 8 types. <br> - External clock input is possible. <br> - Internal clock (Internal clocks that are provided from 16-bit reload timer supporting each channel can be used.) |
| Data length | - 7-bit (in case of asynchronous normal mode only) <br> - 8-bit |
| Signal method | Non Return to Zero (NRZ) method |
| Reception error detection | - Framing error <br> - Overrun error <br> - Parity error (impossible in case of multiprocessor mode) |
| Interruption request | - Reception interruption (reception completion, reception error detection) <br> - Transmission interruption (transmission completion) |
| Master/slave-type communications function (Multiprocessor mode) | Communication between 1 (master) and n (slaves) is possible (Only supports master side) |

Note : Start / stop bits are not added by UART and only data is transferred.
Table 16.1-2 UART Operations Mode

| Operations mode |  | Data length |  | Synchronization <br> method | Stop bit length |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | With parity | Asynchronous |  |  |
| 0 | Normal mode | 7 -bit or 8-bit |  | Asynchronous |  |
| 1 | Multiprocessor mode | $8+1^{* 1}$ | - | Asynchronous | N/A |
| 2 | Normal mode | 8 | - | Synnnn |  |

- : Setting is impossible
*1 : " +1 " is address / data selection bit (A/D) to be used to control communications.
*2 : 1-bit only can be detected for stop bit in case of reception.


## MB91133/MB91F133

- UART Block Diagram

UART is configured with the following 11 blocks.

- Clock selector
- Reception control circuit
- Transmission control circuit
- Reception status judgement circuit
- Shift register for reception
- Sift register for transmission
- Mode register (SMR0 to 4)
- Control register (SCR0 to 4)
- Status register (SSR0 to 4)
- Input data register (SIDR0 to 4)
- Output data register (SODR0 to 4)


## - Block Diagram



## - Block Diagram of UART Pins



## - Register List



## MB91133/MB91F133

## 15. DMA Controller

The DMA controller is the built-in module of the MB91130 series that carrie out direct memory access (DMA) transfers.

## - Characteristics of the DMA Controller

- 8 channels
- 3 transfer mode types : single/block transfer, burst transfer, continuous transfer
- Transfer between overall address areas
- Maximum 65,536 transfers
- Interruption function when transfer ends
- Increase/decrease in transfer addresses can be selected using software
- 3 external transfer request input/output pins and 3 external transfer end output pins


## - Block Diagram



## MB91133/MB91F133

## - Register List

(In DMAC : DMAC internal registers)

(On RAM : DMA descriptors)


DMA
ch0
Descriptor
DMA
ch1
Descriptor

DMA
ch7
Descriptor

## MB91133/MB91F133

## 16. Bit Search Module

The bit search module searches for 0,1 or change points on data that has been written in the input register, and returns the detected bit position.

- Block Diagram

- Register List

|  | 31 |  |
| :---: | :---: | :---: |
| Address: 000003FOH | BSDO | Data register for 0 detection |
| Address: 000003F4H | BSD1 | Data register for 1 detection |
| Address: 000003F8H | BSDC | Data register for change point detection |
| Address: 000003FCH | BSRR | Detection results register |

## MB91133/MB91F133

## 17. FLASH Memory

The MB91FV130 / MB91F133 have a 254-KB (2 Mbit) capacity and feature a FLASH memory that can write each half-word (16 bits) using the FR-CPU, delete individual sectors sector and delete groups of sectors together using a single $3-\mathrm{V}$ power source.

## - Outline of FLASH Memory

This is a built-in 3-V 254-KB FLASH memory. This FLASH memory is the same as our 2-Mbit ( $256 \mathrm{~K} \times 8$ / 128 $\mathrm{K} \times 16$ ) FLASH memory MBM29LV400C and writing is possible from outside the device using a ROM writer. If used as a built-in ROM of the FR-CPU, as well as having an equivalent function to the MBM29LV400C, instructions / data can be read per word ( 32 bits) and high-speed operation of the device can be realized.

Refer to the MBM29LV400C data sheet as well as this manual.
The following functions can be realised in MB91FV130 / MB91F133 by combining the FLASH memory macro and FR-CPU interface circuits.

- Functioning as memory for CPU program / data storage

Access is possible with 32-bit bus width when used as ROM
Reading / writing and erasing (automatic program algorithm *) are possible using CPU

- MBM29LV400C-equivalent function of single FLASH memory products

Reading / writing and erasing (automatic program algorithm ") are possible using ROM writer
A case where this FLASH memory is used from FR-CPU is described in this section.
Refer to the ROM writer manual separately for details if this FLASH memory is used from ROM writer.

* : Automatic program algorithm = Embedded Algorithm ${ }^{\text {TM }}$

Embedded Algorithm ${ }^{\text {TM }}$ is the trademark of Advanced Micro Device.

- Block Diagram



## MB91133/MB91F133

## - Memory Map

FLASH memory mode and CPU mode for address mapping of FLASH memory are different. Mapping under each mode is shown as follows.

- Memory map in FLASH memory mode

- Memory map in CPU memory mode

( SAn : sector address n )


## MB91133/MB91F133

- Sector address table

| Sector Address | Address Area | Position of bit <br> handled | Sector Capacity |
| :---: | :---: | :---: | :---: |
| SA5 | 000C0802, 3h to 000DFFFE, Fh (LSB side 16 bit) | bit 15 to 0 | 63 Kbyte |
| SA6 | 000E0002, 3h to 000EFFFE, Fh (LSB side 16 bit) | bit 15 to 0 | 32 Kbyte |
| SA7 | 000F0002, 3h to 000F3FFE, Fh (LSB side 16 bit) | bit 15 to 0 | 8 Kbyte |
| SA8 | 000F4002, 3h to 000F7FFE, Fh (LSB side 16 bit) | bit 15 to 0 | 8 Kbyte |
| SA9 | 000F8002, 3h to 000FFFFE, Fh (LSB side 16 bit) | bit 15 to 0 | 16 Kbyte |
| SA0 | 000C0800, 1 h to 000DFFFC, Dh (MSB side 16 bit) | bit 31 to 16 | 63 Kbyte |
| SA1 | $000 E 0000,1 \mathrm{~h}$ to 000EFFFC, Dh (MSB side 16 bit) | bit 31 to 16 | 32 Kbyte |
| SA2 | $000 F 0000,1 \mathrm{~h}$ to 000F3FFC, Dh (MSB side 16 bit) | bit 31 to 16 | 8 Kbyte |
| SA3 | $000 F 4000,1 \mathrm{~h}$ to 000F7FFC, Dh (MSB side 16 bit) | bit 31 to 16 | 8 Kbyte |
| SA4 | $000 F 8000,1 \mathrm{~h}$ to 000FFFFC, Dh (MSB side 16 bit) | bit 31 to 16 | 16 Kbyte |

## - Registers of FLASH Memory

There are two types of FLASH memory registers, namely status register (FLCL) and wait register (FWTC).

## - Status Register (FLCR) (CPU mode)

This register indicates the operation status of the FLASH memory. It controls interruption to the CPU and writing to the FLASH memory.
Access is possible only in CPU mode. This register must not be accessed under Read / Modify / Write instructions.

| 0007COH | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | INTE | RDYINT | WE | RDY | - | - | - | LPM |
|  | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ (\mathrm{X}) \end{gathered}$ | $(\bar{x})$ | $(\bar{x})$ | $(\bar{x})$ | $\begin{aligned} & \text { RW } \\ & (0) \end{aligned}$ |

- Wait Register ( FWTC)

Carries out wait control of the FLASH memory in CPU mode. Also, controls access to high-speed reading $(33 \mathrm{MHz})$ of FLASH memory. Configuration of Wait Register (FWTC) is as follows :

| 0007C4H | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | - | - | - | - | FACH | WTC1 | WTC0 |
|  | $(\overline{-})$ | $(\text { — }$ | $(\text { - }$ | $(-)$ | $(\text { — }$ | $\begin{gathered} \text { W } \\ (0) \end{gathered}$ | $\begin{aligned} & \text { R/W } \\ & \text { (0) } \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & (0) \end{aligned}$ |

Note : FACH bit should be set to 1 or WTC $1 / 0$ should be set to 01 b to operate machine clocks of CPUs exceeding 25 MHz .

## MB91133/MB91F133

## - ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

$\left(\mathrm{V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power voltage | Vcc5 | Vss - 0.3 | Vss +6.5 | V |  |
| Power voltage | Vcc3 | Vss - 0.3 | Vss +3.8 | V |  |
| Analog power voltage | AVcc | Vss - 0.3 | Vss +6.5 | V | *1 |
| Standard analog voltage | AVRH | Vss - 0.3 | Vss +6.5 | V | *1 |
| Input voltage | $\mathrm{V}_{15}$ | Vss - 0.3 | Vcc5 +0.3 | V |  |
| Input voltage | $\mathrm{V}_{13}$ | Vss -0.3 | Vcc3 + 0.3 | V | X0, X1, X0A, X01A |
| Analog pin input voltage | $\mathrm{V}_{\text {IA }}$ | Vss -0.3 | AV cc +0.3 | V |  |
| Output voltage | Vo | Vss - 0.3 | Vcc5 +0.3 | V |  |
| Maximum "L" level output current | lot | - | 10 | mA | *2 |
| Average "L" level output current | lolav | - | 4 | mA | *3 |
| Maximum total "L" level output current | EloL | - | 100 | mA |  |
| Average "L" level total output current | Elolav | - | 50 | mA | * 4 |
| Maximum "H" level output current | Іон | - | -10 | mA | *2 |
| Average "H" level output current | lohav | - | -4 | mA | *3 |
| Maximum total "H" level output current | $\Sigma$ Іон | - | -50 | mA |  |
| Average " H " level total output current | £lohav | - | -20 | mA | * 4 |
| Electricity consumption | PD | - | 500 | mW |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1 : Care must be taken that this does not exceed $\mathrm{Vcc} 5+0.3 \mathrm{~V}$ when the power is turned on. Also, care must be taken that AV cc does not exceed Vcc 5 when the power is turned on. $A V c c$ should be set at the same electrical potential as $\mathrm{V}_{\mathrm{cc}} 5$.
*2 : Peak value of the pin concerned is regulated as the maximum output current.
*3 : Average current within 100 ms flowing in the pin concerned is regulated as the average output current.
*4 : Average current within 100 ms flowing in all pins concerned is regulated as the average total output current.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB91133/MB91F133

## 2. Recommended Operating Conditions

$\left(\mathrm{V}_{\mathrm{ss}}=\mathrm{AV}\right.$ ss $\left.=0.0 \mathrm{~V}\right)$

| Parameter |  | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power voltage | Common |  | Vcc5 | 4.5 | 5.5 | V | Under normal operation |
|  | $\begin{aligned} & \text { EVA } \\ & \text { FLASH } \end{aligned}$ | Vcc3 | 3.0 | 3.6 | V | Under normal operation |
|  |  |  | 3.0 | 3.6 |  | RAM status kept in the case of stop |
|  | MASK ROM | Vcc3 | 2.7 | 3.6 | V | Under normal operation |
|  |  |  | 2.7 | 3.6 | V | RAM status kept in the case of stop |
| Analog power voltage |  | AVcc | Vss +4.5 | Vss +5.5 | V |  |
| Standard analog voltage |  | AVRH | AVss - 0.3 | AVcc | V |  |
| Operating temperature |  | TA | 0 | +70 | ${ }^{\circ} \mathrm{C}$ | In external ROM external bus / internal ROM external bus modes |
|  |  | TA | -40 | +70 | ${ }^{\circ} \mathrm{C}$ | In single-chip mode |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB91133/MB91F133

## 3. DC Characteristics

(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc3}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc} 5=\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc3}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | $\begin{gathered} \text { Sym- } \\ \text { bol } \end{gathered}$ | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | $\mathrm{V}_{\text {H }}$ | Input excluding following (*1) | - | 0.7 Vcc 5 | - | V cc5 +0.3 | V |  |
|  | Vihs | *1 Hysteresis input pin | - | Vcc5-0.4 | - | V cc5 +0.3 | V |  |
| "L" level input voltage | VIL | Input excluding following (*1) | - | Vss - 0.3 | - | 0.2 Vcc5 | V |  |
|  | Vıls | *1 Hysteresis input pin | - | Vss - 0.3 | - | Vss +0.4 | V |  |
| "H" level output voltage | Vон | - | $\begin{aligned} & \mathrm{V} c \mathrm{C} 5=5.0 \mathrm{~V}, \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | 2.6 | - | - | V |  |
| "L" level output voltage | VoL | - | $\begin{aligned} & \mathrm{V} \mathrm{cc} 5=5.0 \mathrm{~V}, \\ & \mathrm{loL}=4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.6 | V |  |
| Input leak current | ILI | - | $\begin{aligned} & \mathrm{V}_{C c} 5=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{s s}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | -5 | - | 5 | $\mu \mathrm{A}$ |  |
| Pull up resistance value | Rpuls | RST | - | - | 50 | - | k $\Omega$ |  |
| Power current | Icc5 | Vcc5 | $\mathrm{V} \mathrm{cc} 5=5.0 \mathrm{~V}$ | - | 15 | 20 | mA | *2 |
|  | Icc3 | Vcc3 | $\mathrm{Vcc} 3=3.0 \mathrm{~V}$ | - | 50 | 100 | mA |  |
|  | Iccs5 | Vcc5 | V cc5 $5=5.0 \mathrm{~V}$ | - | 15 | 20 | mA | *2 |
|  | Iccs3 | Vcc3 | $\mathrm{Vcc} 3=3.0 \mathrm{~V}$ | - | 24 | 85 | mA |  |
|  | Іссн5 | Vcc5 | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}} 5=5.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 10 | 100 | $\mu \mathrm{A}$ | *3 |
|  | Іссн3 | Vcc3 | $\begin{aligned} & \mathrm{V} \mathrm{cc} 3=3.0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 10 | 100 | $\mu \mathrm{A}$ |  |
| Power current (FLASH models) | Icc3 | Vcc3 | $\mathrm{Vcc} 3=3.3 \mathrm{~V}$ | - | 80 | 120 | mA |  |
|  | Iccs3 | Vcc3 | $\mathrm{V} \mathrm{cc} 3=3.3 \mathrm{~V}$ | - | 50 | 90 | mA |  |
| Input capacity | Cin | Other than $\mathrm{Vcc}_{\mathrm{cc}}$ AVcc, $A V_{s s,}$ AV ${ }_{\text {rh }}$ and $V_{\text {ss }}$ | - | - | 10 | - | pF |  |

*1 : Refer to "PIN FUNCTION DESCRIPTIONS"
*2 : In case of CLK pin output only ( $\mathrm{CL}=80 \mathrm{pF}$ )
*3 : Output pin OPEN

## MB91133/MB91F133

## 4. AC Characteristics

(1) Clock Timing Standard
(MASK Model $\mathrm{V}_{\mathrm{cc}} 5=\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc3}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter |  | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |  |
| Clock frequency (high-speed, self-oscillation) |  |  | $f \mathrm{c}$ | X0, X1 | - | 9 | 16.5 | MHz | Self oscillation available area |
| Clock frequency (high-speed, PLL usage) |  | PLL usable area by self-oscillation input |  |  |  |  |  |  |
| Clock frequency (low-speed) |  | $\mathrm{f}_{\mathrm{CA}}$ | X0A, X1A | 32 |  | kHz | Self oscillation |  |
| Clock cycle time |  | tc | - | 30.3 |  | 31250 | ns |  |
| Frequency fluctuation (when PLL locked) | rate * | $\Delta f$ | - | - |  | 10 | \% |  |
| Internal operation clock frequency | CPU system | fcp | - | - |  | 0.032 | 33 | MHz |  |
|  | Bus system | f.pb |  |  | 0.032 | 25 |  |  |
|  | Peripheral system | fcpp |  |  | 0.032 | 25 | Excluding analog area*2 |  |
|  |  |  |  |  | 1 | 25 | Analog area*2 |  |
| Internal operation clock cycle time | CPU system | tcp | - |  | 30.3 | 31250 | ns |  |
|  | Bus system | tcpb |  |  | 40 | 31250 |  |  |
|  | Peripheral system | tcpp |  |  | 40 | 31250 |  | Excluding analog area" ${ }^{2}$ |
|  |  |  |  |  | 40 | 1000 |  | Analog area ${ }^{2}$ |

*1 : Frequency fluctuation rate indicates the maximum fluctuation ratio from the setting central frequency during locking in case of doubling.
*2 : The targeted analog areas are the A/D and level comparator.

## MB91133/MB91F133

$$
\Delta f=\frac{|\alpha|}{\mathrm{fo}} \times 100(\%)
$$

Central frequency fo


Peripheral system clock setting permitted area (A/D, D/A level comparator : $5 \mathrm{~V} \pm 10 \%$ )
< FLASH model >

< MASK ROM model >


## MB91133/MB91F133

The relationship between the internal clock set by the CHC/CCK1/CCK0 bit of the Gear Control Register (GCR) and X0 input is as follows.

X0 input

- Original oscillation $\times 1$ (CHC bit of GCR : 0 setting)
(a) Gear $\times 1$ Internal clock CCK1/0:00
(b) Gear $\times 1 / 2$ Internal clock CCK1/0:01
(c) Gear $\times 1 / 4$ Internal clock CCK1/0: 10
(d) Gear $\times 1 / 8$ Internal clock CCK1/0 : 11
- Original oscillation $\times \mathbf{1 / 2}$
(CHC bit of GCR : 1 setting)
(a) Gear $\times 1$ Internal clock CCK1/0:00
(b) Gear $\times 1 / 2$ Internal clock CCK1/0:01
(c) Gear $\times 1 / 4$ Internal clock CCK1/0:10
(d) Gear $\times 1 / 8$ Internal clock CCK1/0 : 11



## MB91133/MB91F133

(2) Reset Input Standards
(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\left(\right.$ FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Reset input time | trstı | $\overline{\text { RST }}$ | - | tcp $\times 5$ | - | ns |  |


(3) Power On Reset
(MASK Model $\mathrm{V}_{\mathrm{cc}} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc3}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{V}_{\mathrm{cc}} 5=\mathrm{AV} \mathrm{Vc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Power startup time | $\mathrm{fR}_{R}$ | Vcc | - | - | 20 | ms |  |
| Power cut time | toff |  |  | 2 | - | ms |  |
| Waiting time for oscillation stabilization | tosc | - |  | $2^{13}$ tc | - | ns |  |



If the power voltage is changed rapidly, "Power On Reset" may be initiated. To start up smoothly, controlling any voltage fluctuations that may occur during operation is recommended.
 is set to " $\llcorner$ " level, after which wait for trstı minutes and change the level to " H " once the Vcc power level is reached.

## MB91133/MB91F133

(4) Serial I/O (CHO to 4)
(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) $\left(\right.$ FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to 3.6 V , $\mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | - | Internal clock | 8 tcpp | - | ns |  |
| SCK $\downarrow \rightarrow$ SO delay time | tstov | - |  | -10 | 50 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | - |  | 50 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SI holding time | tshix | - |  | 50 | - | ns |  |
| Serial clock H pulse width | tshsL | - | External clock | 4 tcpp - 10 | - | ns | * |
| Serial clock L pulse width | tsLsh | - |  | 4 tcpp - 10 | - | ns |  |
| SCK $\downarrow \rightarrow$ SO delay time | tstov | - |  | 0 | 50 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | - |  | 50 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SI holding time | tshix | - |  | 50 | - | ns |  |
| Serial busy period | trusy | - |  | - | 6 tcPp | ns |  |
| SCS $\downarrow \rightarrow$ SCK, SO delay time | tclzo | - |  | - | 50 | ns |  |
| SCS $\downarrow \rightarrow$ SCK input MASK time | tclsL | - |  | - | 3 tcpp | ns |  |
| SCS $\uparrow \rightarrow$ SCK, SO Hi-Z time | tchoz | - |  | 50 | - | ns |  |

*: Will be Min. 1 tcpp - 10 if pre-scalar setting is CS2, $1,0=000$.

Internal shift clock mode


External shift clock mode


## MB91133/MB91F133

## (5) External Bus Measurement Conditions

The following conditions apply to items without specific regulations.

- Alternating current standard measurement condition

Vcc: $5.0 \mathrm{~V} \pm 10 \%$


- Load condition
$\square$
- Load capacity - Delay time characteristic (Internally-based output delay)



## MB91133/MB91F133

(6) Normal Bus Access Read/Write Operation
(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to 3.6 V , $\mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Sym-bol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Address delay time | tchav | $\begin{gathered} \hline \text { CLK } \\ \text { A23 to A00 } \end{gathered}$ | - | - | 15 | ns |  |
| Data delay time | tchov | $\begin{gathered} \text { CLK } \\ \text { D31 to D16 } \end{gathered}$ |  | - | 15 | ns |  |
| $\overline{\mathrm{RD}}$ delay time | tclrL | CLK |  | - | 10 | ns |  |
| $\overline{\mathrm{RD}}$ delay time | tcLRH | $\overline{\mathrm{RD}}$ |  | - | 10 | ns |  |
| $\overline{\text { WR0 }}$ to $\overline{1}$ delay time | tclw | CLK |  | - | 10 | ns |  |
| $\overline{\bar{W} R 0}$ to $\overline{1}$ delay time | tclwh | $\overline{\mathrm{WRO}}$ to $\overline{1}$ |  | - | 10 | ns |  |
| Valid address / valid data input time | tavov | $\begin{aligned} & \hline \text { A23 to A00 } \\ & \text { D31 to D16 } \end{aligned}$ |  | - | $\begin{gathered} 3 / 2 \times \\ \operatorname{tcyc}-25 \end{gathered}$ | ns | *1, *2 |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ valid data input time | trldv | $\begin{gathered} \overline{\mathrm{RD}} \\ \text { D31 to D16 } \end{gathered}$ |  | - | tcyc - 15 | ns | *1 |
| Data setup $\rightarrow \overline{\mathrm{RD}} \uparrow$ time | tosrh |  |  | 15 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ Data holding time | trhox |  |  | 0 | - | ns |  |

*1 : Time (tcyc $\times$ number of cycles extended) needs to be added to this standard if the bus is extended by automatic waiting insertion and RDY input.
*2 : Values of this standard are in case of gear cycle $\times 1$.
If the gear cycle is set to $1 / 2,1 / 4$ or $1 / 8$, calculation should be made using the following formula and replacing $n$ with $1 / 2,1 / 4$ or $1 / 8$.
-Calculation formula: $(2-\mathrm{n} / 2) \times$ tcrc -25

## MB91133/MB91F133



## MB91133/MB91F133

## (7) Ready Input Timing

(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
(FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{Ss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY setup time $\rightarrow$ CLK $\downarrow$ | trovs | $\begin{aligned} & \hline \text { RDY } \\ & \text { CLK } \end{aligned}$ | - | 15 | - | ns |  |
| CLK $\downarrow \rightarrow$ RDY holding time | trove | $\begin{aligned} & \hline \text { RDY } \\ & \text { CLK } \end{aligned}$ |  | 0 | - | ns |  |



## MB91133/MB91F133

(8) Holding timing
(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~A}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\overline{\text { BGRNT delay time }}$ | tchbgl | $\frac{\text { CLK }}{\text { BGRNT }}$ | - | - | 6 | ns |  |
| $\overline{\text { BGRNT delay time }}$ | tchbar |  |  | - | 6 | ns |  |
| Pin floating $\rightarrow \overline{\text { BGRNT }} \downarrow$ time | txhaL | $\overline{\text { BGRNT }}$ |  | tcyc - 10 | tcyc +10 | ns |  |
| $\overline{\text { BGRNT }} \uparrow \rightarrow$ Pin valid time | thahv |  |  | tcyc - 10 | tcyc +10 | ns |  |

Note: It takes at least one cycle from loading the BRQ to when BGRNT is changed.


## MB91133/MB91F133

(9) DMA Controller Timing
(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~S}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{Vss}=\mathrm{AV} s=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| DREQ input pulse width | torwh | DREQ0 to DREQ2 | - | 2 tcyc | - | ns |  |
| DACK delay time (Normal bus) | tcld | CLK <br> DACK0 to DACK2 |  | - | 6 | ns |  |
|  | tcloh |  |  | - | 6 | ns |  |
| EOP delay time (Normal bus) | tclel | $\begin{gathered} \text { CLK } \\ \text { EOPO to EOP2 } \end{gathered}$ |  | - | 6 | ns |  |
|  | tcleh |  |  | - | 6 | ns |  |
| DACK delay time | tchdi | CLK <br> DACK0 to DACK2 |  | - | n / $2 \times$ tcyc | ns |  |
|  | tchin |  |  | - | 6 | ns |  |
| EOP delay time | tchel | $\begin{gathered} \text { CLK } \\ \text { EOP0 to EOP2 } \end{gathered}$ |  | - | n / $2 \times$ tcyc | ns |  |
|  | tснен |  |  | - | 6 | ns |  |



## MB91133/MB91F133

## 5. A/D Transition

(MASK Model $\mathrm{Vcc} 5=\mathrm{AVcc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc3}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{~s}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (FLASH Model $\mathrm{Vcc5}=\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter |  | $\begin{array}{\|l} \text { Sym- } \\ \text { bol } \end{array}$ | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Resolution |  |  | - | - |  | - | - | 10 | Bit |  |
| Conversion time |  | - | - |  | 5.0 | - |  | $\mu \mathrm{s}$ |  |
| Total tolerance |  | - | - |  | -4.0 | - | 4.0 | LSB |  |
| Straight-line tolerance |  | - | - | $\mathrm{AV} \mathrm{cc}=5.0 \mathrm{~V}$, | -3.5 | - | 3.5 | LSB |  |
| Differential straight-line tolerance |  | - | - |  | -2.0 | - | 2.0 | LSB |  |
| Zero transition tolerance |  | Vот | AN0 to AN7 | $\mathrm{AV} \mathrm{Vc}=5.0 \mathrm{~V}$, | $\mathrm{AV}_{\text {ss }} 1.5$ | AV ss +0.5 | AVss+2.5 | LSB |  |
| Full-scale transition tolerance |  | Vfst | ANO to AN7 | $\mathrm{AV}_{\text {RH }}=5.0 \mathrm{~V}$ | $\mathrm{AV}_{\text {RH }}-5.5$ | $\mathrm{AV}_{\text {RH }}-1.5$ | $\mathrm{AV}_{\text {RH }}+0.5$ | LSB |  |
| Analog input current |  | Iain | $\begin{array}{\|c\|} \hline \text { ANO to } \\ \text { AN7 } \end{array}$ |  | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage |  | Vain | ANO to AN7 |  | AVss | - | $\mathrm{AV}_{\text {RH }}$ | V |  |
| Standard voltage |  | $\mathrm{AV}_{\text {RH }}$ | $\mathrm{AV}_{\text {RH }}$ | - | - | - | AV ${ }_{\text {cc }}$ | V |  |
| Power current | When conversion is activated | IA | AVcc | $\mathrm{AV} \mathrm{cc}=5.0 \mathrm{~V}$ | - | 3.0 | 5.0 | mA |  |
|  | When conversion is stopped | ІАн |  |  | - | - | 5.0 | $\mu \mathrm{A}$ |  |
| Standard voltage current supplied | When conversion is activated | IR | AV RH | $\begin{gathered} \mathrm{A} \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \\ \mathrm{AV}_{\mathrm{RH}}=5.0 \mathrm{~V} \end{gathered}$ | - | 2.0 | 3.0 | mA |  |
|  | When conversion is stopped | Івн |  |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Tolerance between channels |  | - | AN0 to AN7 | - | - | - | 4 | LSB |  |

Notes : • As the $\left|\mathrm{AV}_{\mathrm{RH}}\right|$ becomes smaller, the tolerance becomes larger.

- Output impedance of external circuits other than analog input must be used if output impedance of external circuits < approx. $7 \mathrm{k} \Omega$
If the output impedance of the external circuits is too high, the sampling time for the analog voltage may be insufficient.
(Sampling time $=1.6 \mu \mathrm{~s}$ at 33 MHz )


## MB91133/MB91F133

## - Definition of A/D Converter Terms

- Resolution :

Analog changes that can be identified by $A / D$ converter

- Straight-line tolerance :

Difference between the straight line linking the zero transition point (00 $00000000 \longleftrightarrow 000000$ 0001) to the full-scale transition point (11 1111 1110 $\longleftrightarrow 111111$ 1111) and actual conversion characteristics.

- Differential straight-line tolerance :

Difference compared to the ideal input voltage value required to change the output code 1 LSB

- Total tolerance :

Indicates the difference between the actual and theoretical values and includes zero transition tolerance, fullscale transition tolerance, and straight-line tolerance.

(Continued)

## MB91133/MB91F133

(Continued)


Vот : Voltage with digital output transferred from (000) н to (001) н
VFst : Voltage with digital output transferred from (3FE) н to (3FF) н

## 6. D/A Transition

(MASK Model $\mathrm{V}_{\mathrm{cc}} 5=\mathrm{AV} \mathrm{Vc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V} c \mathrm{c} 3=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V} \mathrm{Vs}=\mathrm{AV}$ ss $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )
(FLASH Model $\mathrm{Vcc} 5=\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Vcc} 3=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | Bit |  |
| Differential straight-line tolerance | - | - | - | - | - | $\pm 0.9$ | LSB |  |
| Conversion time | - | - | - | - | 10 | 20 | $\mu \mathrm{s}$ | * |
| Analog output impedance | - | - | - | - | 28 | - | k $\Omega$ |  |

*: CL = 20 PF

## INSTRUCTIONS (165 INSTRUCTIONS)

## 1. How to Read Instruction Set Summary

| Mnemonic |  | Type | OP | CYC | NZVC | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | Rj, Ri | A | A6 | 1 | CCCC | $\mathrm{Ri}+\mathrm{Rj} \rightarrow \mathrm{Ri}$ |  |
| * ADD | \#s5, Ri | C | A4 | 1 | CCCC | $\mathrm{Ri}+\mathrm{s} 5 \rightarrow \mathrm{Ri}$ |  |
|  | , | , | , | , | , |  |  |
| $\begin{gathered} \downarrow \\ (1) \end{gathered}$ | $\begin{gathered} \downarrow \\ (2) \end{gathered}$ | $\begin{gathered} \downarrow \\ (3) \end{gathered}$ | $\begin{gathered} \downarrow \\ (4) \end{gathered}$ | $\begin{gathered} \downarrow \\ (5) \end{gathered}$ | $\begin{gathered} \downarrow \\ (6) \end{gathered}$ | $\begin{gathered} \downarrow \\ (7) \end{gathered}$ |  |

(1) Names of instructions

Instructions marked with * are not included in CPU specifications. These are extended instruction codes added/extended at assembly language levels.
(2) Addressing modes specified as operands are listed in symbols.

Refer to "2. Addressing mode symbols" for further information.
(3) Instruction types
(4) Hexa-decimal expressions of instructions
(5) The number of machine cycles needed for execution
a: Memory access cycle and it has possibility of delay by Ready function.
b: Memory access cycle and it has possibility of delay by Ready function.
If an object register in a LD operation is referenced by an immediately following instruction, the interlock function is activated and number of cycles needed for execution increases.
c: If an immediately following instruction operates to an object of R15, SSP or USP in read/write mode or if the instruction belongs to instruction format A group, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.
d: If an immediately following instruction refers to MDH/MDL, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.

For $a, b, c$ and $d$, minimum execution cycle is 1.
(6) Change in flag sign

- Flag change

C: Change

- : No change

0 : Clear
1 : Set

- Flag meanings

N : Negative flag
Z:Zero flag
V : Over flag
C: Carry flag
(7) Operation carried out by instruction

## MB91133/MB91F133

## 2. Addressing Mode Symbols

| Ri | : Register direct (R0 to R15, AC, FP, SP) |
| :---: | :---: |
| Rj | : Register direct (R0 to R15, AC, FP, SP) |
| R13 | : Register direct (R13, AC) |
| Ps | : Register direct (Program status register) |
| Rs | : Register direct (TBR, RP, SSP, USP, MDH, MDL) |
| CRi | : Register direct (CR0 to CR15) |
| CRj | : Register direct (CR0 to CR15) |
| \#i8 | : Unsigned 8-bit immediate (-128 to 255) |
|  | Note: -128 to -1 are interpreted as 128 to 255 |
| \#i20 | : Unsigned 20-bit immediate (-0X80000 to 0XFFFFFF) |
|  | Note: -0X7FFFF to -1 are interpreted as 0X7FFFF to 0XFFFFF |
| \#i32 | : Unsigned 32-bit immediate (-0X80000000 to 0XFFFFFFFF) |
|  | Note: -0X80000000 to -1 are interpreted as 0X80000000 to 0XFFFFFFFF |
| \#s5 | : Signed 5-bit immediate (-16 to 15) |
| \#s10 | : Signed 10-bit immediate (-512 to 508, multiple of 4 only) |
| \#u4 | : Unsigned 4-bit immediate (0 to 15) |
| \#u5 | : Unsigned 5-bit immediate (0 to 31) |
| \#u8 | : Unsigned 8-bit immediate (0 to 255) |
| \#u10 | : Unsigned 10-bit immediate (0 to 1020, multiple of 4 only) |
| @dir8 | : Unsigned 8-bit direct address (0 to 0XFF) |
| @dir9 | : Unsigned 9-bit direct address (0 to 0X1FE, multiple of 2 only) |
| @dir10 | : Unsigned 10-bit direct address (0 to 0X3FC, multiple of 4 only) |
| label9 | : Signed 9-bit branch address (-0X100 to 0XFC, multiple of 2 only) |
| label12 | : Signed 12-bit branch address (-0X800 to 0X7FC, multiple of 2 only) |
| label20 | : Signed 20-bit branch address (-0X80000 to 0X7FFFF) |
| label32 | : Signed 32-bit branch address (-0X80000000 to 0X7FFFFFFF) |
| @Ri | : Register indirect (R0 to R15, AC, FP, SP) |
| @Rj | : Register indirect (R0 to R15, AC, FP, SP) |
| @(R13, Rj) | : Register relative indirect (Rj: R0 to R15, AC, FP, SP) |
| @(R14, disp10) | : Register relative indirect (disp10: -0X200 to 0X1FC, multiple of 4 only) |
| @(R14, disp9) | : Register relative indirect (disp9: -0X100 to 0XFE, multiple of 2 only) |
| @(R14, disp8) | : Register relative indirect (disp8: -0X80 to 0X7F) |
| @(R15, udisp6) | : Register relative (udisp6: 0 to 60, multiple of 4 only) |
| @Ri+ | : Register indirect with post-increment (R0 to R15, AC, FP, SP) |
| @R13+ | : Register indirect with post-increment (R13, AC) |
| @SP+ | : Stack pop |
| @-SP | : Stack push |
| (reglist) | : Register list |

## MB91133/MB91F133

## 3. Instruction Types

Type A


Type B


Type C


ADD, ADDN, CMP, LSL, LSR and ASR instructions only
Type *C'


Type D


Type F


## MB91133/MB91F133

## 4. Detailed Description of Instructions

- Add/subtract operation instructions (10 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rj, Ri \#s5, Ri <br> \#i4, Ri \#i4, Ri | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{C}^{\prime} \\ & \\ & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | A6 <br> A4 <br> A4 <br> A5 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{array}{llll} \hline \text { C C C C C } \\ \text { C C C C } \\ & & \\ \text { C C C C C } \\ \text { C C C C } \end{array}$ | $\begin{aligned} & \mathrm{Ri}+\mathrm{Rj} \rightarrow \mathrm{Ri} \\ & \mathrm{Ri}+\mathrm{s5} \rightarrow \mathrm{Ri} \\ & \\ & \\ & \mathrm{Ri}+\operatorname{extu}(\mathrm{i} 4) \rightarrow \mathrm{Ri} \\ & \mathrm{Ri}+\text { extu }(\mathrm{i} 4) \rightarrow \mathrm{Ri} \end{aligned}$ | MSB is interpreted as a sign in assembly language Zero-extension Sign-extension |
| ADDC | Rj, Ri | A | A7 | 1 | CCCC | $R i+R j+c \rightarrow R i$ | Add operation with sign |
| $\begin{aligned} & \text { ADDN } \\ & \text { *ADDN } \\ & \\ & \text { ADDN } \\ & \text { ADDN2 } \end{aligned}$ | Rj, Ri \#s5, Ri <br> \#i4, Ri <br> \#4, Ri | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C}^{\prime} \\ & \\ & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | A2 <br> A0 <br> A1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{Ri}+\mathrm{Rj} \rightarrow \mathrm{Ri} \\ & \mathrm{Ri}+\mathrm{s} 5 \rightarrow \mathrm{Ri} \\ & \\ & \\ & \mathrm{Ri}+\operatorname{extu}(\mathrm{i} 4) \rightarrow \mathrm{Ri} \\ & \mathrm{Ri}+\text { extu }(\mathrm{i} 4) \rightarrow \mathrm{Ri} \end{aligned}$ | MSB is interpreted as a sign in assembly language Zero-extension Sign-extension |
| SUB | Rj, Ri | A | AC | 1 | C C C C | $\mathrm{Ri}-\mathrm{Rj} \rightarrow \mathrm{Ri}$ |  |
| SUBC | Rj, Ri | A | AD | 1 | CCCC | $\mathrm{Ri}-\mathrm{Rj}-\mathrm{c} \rightarrow \mathrm{Ri}$ | Subtract operation with carry |
| SUBN | Rj, Ri | A | AE | 1 | - - - - | $R \mathrm{i}-\mathrm{Rj} \rightarrow \mathrm{Ri}$ |  |

- Compare operation instructions (3 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | Rj, Ri | A | AA | 1 | CCCC | Ri - Rj |  |
| * CMP | \#s5, Ri | C' | A8 | 1 | CCCC | $\mathrm{Ri}-\mathrm{s} 5$ | MSB is interpreted as a sign in assembly |
|  |  |  |  |  |  |  | language |
| CMP | \#i4, Ri | C | A8 | 1 | C C C C | Ri + extu (i4) | Zero-extension |
| CMP2 | \#i4, Ri | C | A9 | 1 | CCCC | $\mathrm{Ri}+$ extu (i4) | Sign-extension |

## - Logical operation instructions (12 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND <br> AND <br> ANDH <br> ANDB | Ri, Ri <br> Rj, @Ri <br> Rj, @Ri <br> Rj, @Ri | $\begin{aligned} & \text { A } \\ & \text { A } \\ & A \\ & A \end{aligned}$ | $\begin{aligned} & 82 \\ & 84 \\ & 85 \\ & 86 \end{aligned}$ | $\begin{gathered} 1 \\ 1+2 a \\ 1+2 a \\ 1+2 a \end{gathered}$ |  | $R i \quad \&=R j$ <br> (Ri) $\&=R j$ <br> (Ri) $\&=R j$ <br> $(R i) \&=R j$ | Word <br> Word <br> Half word Byte |
| OR <br> OR <br> ORH <br> ORB | Rj, Ri <br> Rj, @Ri <br> Rj, @Ri <br> Rj, @Ri | $\begin{aligned} & \text { A } \\ & \text { A } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & 92 \\ & 94 \\ & 95 \\ & 96 \end{aligned}$ | $\begin{gathered} 1 \\ 1+2 a \\ 1+2 a \\ 1+2 a \end{gathered}$ | $\begin{aligned} & \text { C C - - } \\ & \text { C C }-= \\ & \text { C C }-=- \\ & \text { C C }-1 \end{aligned}$ | $R i \quad \mid=R j$ <br> (Ri) $\mid=R j$ <br> (Ri) $\mid=R j$ <br> (Ri) $\mid=R j$ | Word <br> Word <br> Half word Byte |
| EOR EOR EORH EORB | Rj, Ri <br> Rj, @Ri <br> Rj, @Ri <br> Rj, @Ri | $\begin{aligned} & \text { A } \\ & \text { A } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \text { 9A } \\ & 9 C \\ & 9 D \\ & 9 E \end{aligned}$ | $\begin{gathered} 1 \\ 1+2 a \\ 1+2 a \\ 1+2 a \end{gathered}$ |  | $R i \wedge=R j$ <br> $(\mathrm{Ri})^{\wedge}=R \mathrm{j}$ <br> $(\mathrm{Ri})^{\wedge}=\mathrm{Rj}$ <br> $(\mathrm{Ri})^{\wedge}=\mathrm{Rj}$ | Word <br> Word <br> Half word Byte |

## MB91133/MB91F133

## - Bit manipulation arithmetic instructions (8 instructions)

|  | Mnemonic |  | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BANDL <br> BANDH <br> * BAND | \#u4, @Ri <br> (u4: 0 to 0 FH ) <br> \#u4, @Ri <br> (u4: 0 to 0 FH ) <br> \#u8, @Ri | *1 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | $\begin{aligned} & 1+2 a \\ & 1+2 a \end{aligned}$ |  | (Ri) $\&=(F 0 H+u 4)$ <br> $(\mathrm{Ri}) \&=\left((\mathrm{u} 4 \ll 4)+0 \mathrm{~F}_{\mathrm{H}}\right)$ <br> (Ri) $\&=u 8$ | Manipulate lower 4 bits <br> Manipulate upper 4 bits |
| BORL BORH * BOR | \#u4, @Ri <br> (u4: 0 to $0 \mathrm{FH}_{\mathrm{H}}$ ) <br> \#u4, @Ri <br> (u4: 0 to 0 FH ) <br> \#u8, @Ri | *2 | $\begin{aligned} & \mathrm{C} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & 90 \\ & 91 \end{aligned}$ | $\begin{aligned} & 1+2 a \\ & 1+2 a \end{aligned}$ |  | (Ri) $\mid=u 4$ <br> (Ri) $\mid=(u 4 \ll 4)$ <br> (Ri) $\mid=u 8$ | Manipulate lower 4 bits <br> Manipulate upper 4 bits |
| BEORL BEORH <br> * BEOR | \#u4, @Ri <br> (u4: 0 to 0 FH ) <br> \#u4, @Ri <br> (u4: 0 to 0 Fh ) <br> \#u8, @Ri | * | C | $\begin{aligned} & 98 \\ & 99 \end{aligned}$ | $\begin{aligned} & 1+2 a \\ & 1+2 a \end{aligned}$ |  | $\begin{aligned} & (\mathrm{Ri})^{\wedge}=\mathrm{u} 4 \\ & (\mathrm{Ri})^{\wedge}=(\mathrm{u} 4 \ll 4) \\ & (\mathrm{Ri})^{\wedge}=\mathrm{u} \end{aligned}$ | Manipulate lower 4 bits <br> Manipulate upper 4 bits |
| $\begin{aligned} & \text { BTSTL } \\ & \text { BTSTH } \end{aligned}$ | \#u4, @Ri <br> (u4: 0 to 0 FH ) <br> \#u4, @Ri <br> (u4: 0 to 0 FH ) |  | C C | $\begin{aligned} & 88 \\ & 89 \end{aligned}$ | $\begin{aligned} & 2+a \\ & 2+a \end{aligned}$ | $\begin{aligned} & \text { OC-- } \\ & \text { C C - - } \end{aligned}$ | (Ri) \& u4 <br> (Ri) \& (u4 $\ll 4$ ) | Test lower 4 bits Test upper 4 bits |

*1: Assembler generates BANDL if result of logical operation "u8\&0x0F" leaves an active (set) bit and generates BANDH if " $48 \& 0 x$ F0" leaves an active bit. Depending on the value in the " 48 " format, both BANDL and BANDH may be generated.
*2: Assembler generates BORL if result of logical operation "u8\&0x0F" leaves an active (set) bit and generates BORH if "u8\&0xF0" leaves an active bit.
*3: Assembler generates BEORL if result of logical operation "u8\&0x0F" leaves an active (set) bit and generates BEORH if "u8\&0xF0" leaves an active bit.

- Add/subtract operation instructions (10 instructions)

|  | Mnemonic |  | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUL | Rj, Ri |  | A | AF | 5 | CCC- | $\mathrm{Rj} \times \mathrm{Ri} \rightarrow \mathrm{MDH}, \mathrm{MDL}$ | 32 -bit $\times 32$-bit = 64-bit |
| MULU | Rj, Ri |  | A | AB | 5 | CCC- | $\mathrm{Rj} \times \mathrm{Ri} \rightarrow$ MDH, MDL | Unsigned |
| MULH | Rj, Ri |  | A | BF | 3 | C C - - | $\mathrm{Rj} \times \mathrm{Ri} \rightarrow$ MDL | 16 -bit $\times 16$-bit $=32$-bit |
| MULUH | Rj, Ri |  | A | BB |  | C C - - | $\mathrm{Rj} \times \mathrm{Ri} \rightarrow \mathrm{MDL}$ | Unsigned |
| DIVOS | Ri |  | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & 97-4 \\ & 97-5 \\ & 97-6 \\ & 97-7 \\ & 9 \mathrm{~F}-6 \\ & 9 \mathrm{~F}-7 \end{aligned}$ |  | - - - - |  | Step calculation 32-bit/32-bit $=32$-bit |
| DIVOU | Ri |  |  |  | 1 | ---- |  |  |
| DIV1 | Ri |  |  |  | d | - C-C |  |  |
| DIV2 | Ri |  |  |  | 1 | - C-C |  |  |
| DIV3 |  |  |  |  | 1 | - - - - |  |  |
| DIV4S |  |  |  |  | 1 | - - - - |  |  |
| * DIV | Ri | * |  |  | - | - C-C | MDL/Ri $\rightarrow$ MDL, |  |
|  |  |  |  |  |  |  | MDL\%Ri $\rightarrow$ MDH |  |
| * DIVU | Ri | *2 |  |  | - | - C-C | MDL/Ri $\rightarrow$ MDL, MDL\%Ri $\rightarrow$ MDH | Unsigned |

*1: DIVOS, DIV1 $\times 32$, DIV2, DIV3 and DIV4S are generated. A total instruction code length of 72 bytes.
*2: DIVOU and DIV1 $\times 32$ are generated. A total instruction code length of 66 bytes.

## MB91133/MB91F133

- Shift arithmetic instructions (9 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSL | Rj, Ri | A | B6 | 1 | C C-C | $\mathrm{Ri} \ll \mathrm{Rj} \rightarrow \mathrm{Ri}$ | Logical shift |
| * LSL | \#u5, Ri | C' | B4 | 1 | C C-C | $\mathrm{Ri} \ll \mathrm{u} 5 \rightarrow \mathrm{Ri}$ |  |
| LSL | \#u4, Ri | C | B4 | 1 | C C-C | $\mathrm{Ri} \ll \mathrm{u} 4 \rightarrow \mathrm{Ri}$ |  |
| LSL2 | \#u4, Ri | C | B5 | 1 | C C-C | $\mathrm{Ri} \ll(\mathrm{u} 4+16) \rightarrow \mathrm{Ri}$ |  |
| LSR | Rj, Ri | A | B2 | 1 | C C-C | $\mathrm{Ri} \gg \mathrm{Rj} \rightarrow \mathrm{Ri}$ | Logical shift |
| * LSR | \#u5, Ri | C' | B0 | 1 | C C-C | Ri>>u5 $\rightarrow \mathrm{Ri}$ |  |
| LSR | \#u4, Ri | C | B0 | 1 | C C-C | Ri>>u4 $\rightarrow \mathrm{Ri}$ |  |
| LSR2 | \#u4, Ri | C | B1 | 1 | $\mathrm{CC}-\mathrm{C}$ | $\mathrm{Ri} \gg(\mathrm{u} 4+16) \rightarrow \mathrm{Ri}$ |  |
| ASR | $\mathrm{Rj}, \mathrm{Ri}$ | A | BA | 1 | C C-C | $\mathrm{Ri} \gg \mathrm{Rj} \rightarrow \mathrm{Ri}$ | Logical shift |
| * ASR | \#u5, Ri | $\mathrm{C}^{\prime}$ | B8 | 1 | C C-C | Ri>>u5 $\rightarrow \mathrm{Ri}$ |  |
| ASR | \#u4, Ri | C | B8 | 1 | C C-C | Ri>>u4 $\rightarrow \mathrm{Ri}$ |  |
| ASR2 | \#u4, Ri | C | B9 | 1 | C C-C | $\mathrm{Ri} \gg(\mathrm{u} 4+16) \rightarrow \mathrm{Ri}$ |  |

- Immediate value data transfer instruction (immediate value set/16-bit/32-bit immediate value transfer instruction) (3 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDI: 32 | \#i32, Ri | E | 9F-8 | 3 | - - - - | $\mathrm{i} 32 \rightarrow \mathrm{Ri}$ |  |
| LDI: 20 | \#i20, Ri | C | 9B | 2 | - - - - | $\mathrm{i} 20 \rightarrow \mathrm{Ri}$ | Upper 12 bits are zeroextended |
| $\begin{aligned} & \text { LDI: } 8 \\ & \text { * LDI } \end{aligned}$ | $\begin{aligned} & \text { \#i8, Ri } \\ & \#\{i 8\|\mathrm{i} 20\| \mathrm{i} 2\}, \mathrm{Ri} \end{aligned}$ | B | CO | 1 | - - - - | $\left\{\begin{array}{l} i 8 \rightarrow \mathrm{Ri} \\ \{i 8\|\mathrm{i} 20\| \mathrm{i} 32\} \rightarrow \mathrm{Ri} \end{array}\right.$ | Upper 24 bits are zeroextended |

*1: If an immediate value is given in absolute, assembler automatically makes i8, i20 or i32 selection.
If an immediate value contains relative value or external reference, assembler selects i32.

- Memory load instructions (13 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD | @Rj, Ri | A | 04 | b | ---- | $(\mathrm{Rj}) \rightarrow \mathrm{Ri}$ |  |
| LD | @(R13, Rj), Ri | A | 00 | b | - - - - | $(\mathrm{R} 13+\mathrm{Rj}) \rightarrow \mathrm{Ri}$ |  |
| LD | @(R14, disp10), Ri | B | 20 | b | - - - - | $(\mathrm{R} 14+$ disp10) $\rightarrow \mathrm{Ri}$ |  |
| LD | @(R15, udisp6), Ri | C | 03 | b |  | (R15 + udisp6) $\rightarrow \mathrm{Ri}$ |  |
| LD | @R15 +, Ri | E | 07-0 | b | - - | $(\mathrm{R15}) \rightarrow \mathrm{Ri}, \mathrm{R15}+=4$ |  |
| LD | @R15 +, Rs | E | 07-8 | b | - - | $($ R15 ) $\rightarrow$ Rs, R15 + = 4 | Rs: Special-purpose register |
| LD | @R15 +, PS | E | 07-9 | $1+a+b$ | CCCC | $(\mathrm{R} 15) \rightarrow \mathrm{PS}, \mathrm{R} 15+=4$ |  |
| LDUH | @Rj, Ri | A | 05 | b | --- | $(\mathrm{Rj}) \rightarrow \mathrm{Ri}$ | Zero-extension |
| LDUH | @(R13, Rj), Ri | A | 01 | b | - - - - | $(\mathrm{R} 13+\mathrm{Rj}) \rightarrow \mathrm{Ri}$ | Zero-extension |
| LDUH | @(R14, disp9), Ri | B | 40 | b | - - - - | $(\mathrm{R14}+\mathrm{disp9}) \rightarrow \mathrm{Ri}$ | Zero-extension |
| LDUB | @Rj, Ri | A | 06 | b | - | $(\mathrm{Rj}) \rightarrow \mathrm{Ri}$ | Zero-extension |
| LDUB | @(R13, Rj), Ri | A | 02 | b | - - - - | $(\mathrm{R} 13+\mathrm{Rj}) \rightarrow \mathrm{Ri}$ | Zero-extension |
| LDUB | @(R14, disp8), Ri | B | 60 | b | - - - - | $(\mathrm{R14}+\mathrm{disp8}) \rightarrow \mathrm{Ri}$ | Zero-extension |

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:
disp8 $\rightarrow 08=$ disp8:Each disp is a code extension.
disp9 $\rightarrow 08=$ disp9>>1:Each disp is a code extension.
disp10 $\rightarrow 08=$ disp10>>2:Each disp is a code extension.
udisp6 $\rightarrow \mathrm{u} 4=$ udisp6>>2:udisp4 is a 0 extension.

## MB91133/MB91F133

- Memory store instructions (13 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | Ri, @Rj | A | 14 | a | - - | $\mathrm{Ri} \rightarrow$ (Rj) | Word |
| ST | Ri, @(R13, Rj) | A | 10 | a | - | $\mathrm{Ri} \rightarrow(\mathrm{R13}+\mathrm{Rj})$ | Word |
| ST | Ri, @(R14, disp10) | B | 30 | a | - - - - | $\mathrm{Ri} \rightarrow$ (R14 + disp10) | Word |
| ST | Ri, @(R15, udisp6) | C | 13 | a | - - - - | $\mathrm{Ri} \rightarrow$ (R15 + usidp6) |  |
| ST | Ri, @-R15 | E | 17-0 | a | - - - - | R15- = 4, Ri $\rightarrow$ (R15) |  |
| ST | Rs, @-R15 | E | 17-8 | a | - - - - | R15- = 4, Rs $\rightarrow$ (R15) | Rs: Special-purpose register |
| ST | PS, @-R15 | E | 17-9 | a | - - - - | R15- = 4, PS $\rightarrow$ (R15) |  |
| STH | Ri, @Rj | A | 15 | a | - - - - | $\mathrm{Ri} \rightarrow$ (Rj) | Half word |
| STH | Ri, @(R13, Rj) | A | 11 | a | - - - - | $\mathrm{Ri} \rightarrow(\mathrm{R13}+\mathrm{Rj})$ | Half word |
| STH | Ri, @(R14, disp9) | B | 50 | a |  | $\mathrm{Ri} \rightarrow$ (R14 + disp9) | Half word |
| STB | Ri, @Rj | A | 16 | a | - - - - | $\mathrm{Ri} \rightarrow$ (Rj) | Byte |
| STB | Ri, @(R13, Rj) | A | 12 | a | - | $\mathrm{Ri} \rightarrow(\mathrm{R13}+\mathrm{Rj})$ | Byte |
| STB | Ri, @(R14, disp8) | B | 70 | a | - - - | $\mathrm{Ri} \rightarrow$ (R14 + disp8) | Byte |

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:
disp8 $\rightarrow 08=$ disp8:Each disp is a code extension.
disp9 $\rightarrow 08=$ disp9>>1:Each disp is a code extension.
disp10 $\rightarrow 08=$ disp10>>2:Each disp is a code extension.
udisp6 $\rightarrow$ u4 $=$ udisp6>>2:udisp4 is a 0 extension.

- Transfer instructions between registers/special-purpose registers transfer instructions (5 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | Rj, Ri | A | 8B | 1 | ---- | $\mathrm{Rj} \rightarrow \mathrm{Ri}$ | Transfer between general-purpose registers |
| MOV | Rs, Ri | A | B7 | 1 | - - - - | $\mathrm{Rs} \rightarrow \mathrm{Ri}$ | Rs: Special-purpose register |
| MOV | Ri, Rs | A | B3 | 1 | - - - - | $\mathrm{Ri} \rightarrow \mathrm{Rs}$ | Rs: Special-purpose register |
| $\left\lvert\, \begin{aligned} & \mathrm{MOV} \\ & \mathrm{MOV} \end{aligned}\right.$ | $\begin{aligned} & \text { PS, Ri } \\ & \text { Ri, PS } \end{aligned}$ | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & 17-1 \\ & 07-1 \end{aligned}$ | 1 c | $\overline{\mathrm{C}} \overline{\mathrm{C}} \overline{\mathrm{C}} \mathrm{C}$ | $\begin{aligned} & \mathrm{PS} \rightarrow \mathrm{Ri} \\ & \mathrm{Ri} \rightarrow \mathrm{PS} \end{aligned}$ |  |

## MB91133/MB91F133

- Non-delay normal branch instructions (23 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | @Ri | E | 97-0 | 2 | ---- | $\mathrm{Ri} \rightarrow \mathrm{PC}$ |  |
| CALL CALL | label12 <br> @Ri | $F$ | $\begin{gathered} \text { D0 } \\ 97-1 \end{gathered}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{PC}+2 \rightarrow \mathrm{RP}, \\ & \mathrm{PC}+2+\text { rel11 } \times 2 \rightarrow \mathrm{PC} \\ & \mathrm{PC}+2 \rightarrow \mathrm{RP}, \mathrm{Ri} \rightarrow \mathrm{PC} \end{aligned}$ |  |
| RET |  | E | 97-2 | 2 | - - - - | $\mathrm{RP} \rightarrow \mathrm{PC}$ | Return |
| INT | \#u8 | D | 1F | $3+3 \mathrm{a}$ | ---- | $\begin{aligned} & \mathrm{SSP}-=4, \mathrm{PS} \rightarrow(\mathrm{SSP}), \\ & \mathrm{SSP}-=4, \\ & \mathrm{PC}+2 \rightarrow(\mathrm{SSP}), \\ & 0 \rightarrow 1 \text { flag, } \\ & 0 \rightarrow \mathrm{~S} \text { flag, } \\ & (\mathrm{TBR}+3 \mathrm{FC}-\mathrm{u} \times \times 4) \rightarrow \mathrm{PC} \end{aligned}$ |  |
| INTE |  | E | 9F-3 | $3+3 \mathrm{a}$ | - - - - | $\begin{aligned} & S S P-=4, P S \rightarrow(S S P), \\ & S S P-=4, \\ & P C+2 \rightarrow(S S P), \\ & 0 \rightarrow S \text { flag, } \\ & (T B R+3 D 8-u 8 \times 4) \rightarrow P C \end{aligned}$ | For emulator |
| RETI |  | E | 97-3 | $2+2 \mathrm{a}$ | CCCC | $\begin{aligned} & (\mathrm{R} 15) \rightarrow \mathrm{PC}, \mathrm{R} 15-=4, \\ & (\mathrm{R} 15) \rightarrow \text { PS, R15 }-=4 \end{aligned}$ |  |
| BNO BRA <br> BEQ <br> BNE <br> BC <br> BNC <br> BN <br> BP <br> BV <br> BNV <br> BLT <br> BGE <br> BLE <br> BGT <br> BLS <br> BHI | label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 | D $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ $D$ | E1 E0 E2 E3 E4 $E 5$ E6 E7 E8 E9 EA EB EC ED EE EF | $\begin{aligned} & 1 \\ & 2 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \\ & 2 / 1 \end{aligned}$ |  | Non-branch <br> $\mathrm{PC}+2+\mathrm{rel} 8 \times 2 \rightarrow \mathrm{PC}$ <br> PCif $Z==1$ <br> PCif $Z==0$ <br> PCif $\mathrm{C}==1$ <br> PCif $\mathrm{C}==0$ <br> PCif $N==1$ <br> PCif $N==0$ <br> PCif V $==1$ <br> PCif $V==0$ <br> PCif $V$ xor $\mathrm{N}==1$ <br> PCif $V$ xor $\mathrm{N}==0$ <br> PCif (V xor $N$ ) or $Z==1$ <br> PCif (V xor N ) or $\mathrm{Z}==0$ <br> PCif C or $Z==1$ <br> PCif C or $\mathrm{Z}==0$ |  |

Notes: • " $2 / 1$ " in cycle sections indicates that 2 cycles are needed for branch and 1 cycle needed for non-branch.

- The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.
label9 $\rightarrow$ rel8 = (label9 - PC - 2)/2 label12 $\rightarrow$ rel11 $=($ label12 - PC -2$) / 2$
- RETI must be operated while $S$ flag $=0$.


## MB91133/MB91F133

- Branch instructions with delays (20 instructions)

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP:D | @Ri | E | 9F-0 | 1 | ---- | $\mathrm{Ri} \rightarrow \mathrm{PC}$ |  |
| $\begin{aligned} & \text { CALL:D } \\ & \text { CALL:D } \end{aligned}$ | label12 <br> @Ri | $F$ | $\begin{gathered} \text { D8 } \\ 9 F_{-1} \end{gathered}$ | $1$ |  | $\begin{aligned} & \mathrm{PC}+4 \rightarrow \mathrm{RP}, \\ & \mathrm{PC}+2+\text { rell } 11 \times 2 \rightarrow \mathrm{PC} \\ & \mathrm{PC}+4 \rightarrow \mathrm{RP}, \mathrm{Ri} \rightarrow \mathrm{PC} \end{aligned}$ |  |
| RET:D |  | E | 9F-2 | 1 | ---- | $\mathrm{RP} \rightarrow \mathrm{PC}$ | Return |
| $\begin{aligned} & \text { BNO:D } \\ & \text { BRA:D } \\ & \text { BEQ:D } \\ & \text { BNE:D } \\ & \text { BC:D } \\ & \text { BNC:D } \\ & \text { BN:D } \\ & \text { BP:D } \\ & \text { BV:D } \\ & \text { BNV:D } \\ & \text { BLT:D } \\ & \text { BGE:D } \\ & \text { BLE:D } \\ & \text { BGT:D } \\ & \text { BLS:D } \\ & \text { BHI:D } \end{aligned}$ | label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { F1 } \\ & \text { F0 } \\ & \text { F2 } \\ & \text { F3 } \\ & \text { F4 } \\ & \text { F5 } \\ & \text { F6 } \\ & \text { F7 } \\ & \text { F8 } \\ & \text { F9 } \\ & \text { FB } \\ & \text { FC } \\ & \text { FD } \\ & \text { FE } \\ & \text { FF } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  | Non-branch <br> $\mathrm{PC}+2+\mathrm{rel} \times 2 \rightarrow \mathrm{PC}$ <br> PCif $Z==1$ <br> PCif $Z==0$ <br> PCif $\mathrm{C}==1$ <br> PCif $\mathrm{C}==0$ <br> PCif $\mathrm{N}==1$ <br> PCif $N==0$ <br> PCif $V==1$ <br> PCif V $==0$ <br> PCif $V$ xor $\mathrm{N}==1$ <br> PCif $V$ xor $\mathrm{N}==0$ <br> PCif (V xor N) or $Z==1$ <br> PCif (V xor $N$ ) or $Z==0$ <br> PCif C or $\mathrm{Z}==1$ <br> PCif C or $\mathrm{Z}==0$ |  |

Notes: - The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.
label9 $\rightarrow$ rel8 $=($ label $9-$ PC - 2)/2 label12 $\rightarrow$ rel11 $=($ label12 - PC -2$) / 2$

- Delayed branch operation always executes next instruction (delay slot) before making a branch.
- Instructions allowed to be stored in the delay slot must meet one of the following conditions. If the other instruction is stored, this device may operate other operation than defined.

The instruction described " 1 " in the other cycle column than branch instruction.
The instruction described "a", "b", "c" or "d" in the cycle column.

## MB91133/MB91F133

- Direct addressing instructions

|  | Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMOV | @dir10, R13 | D | 08 | b | - | (dir10) $\rightarrow$ R13 | Word |
| DMOV | R13, @dir10 | D | 18 | a | - - | R13 $\rightarrow$ (dir10) | Word |
| DMOV | @dir10, @R13+ | D | OC | 2 a | - | $($ dir10 $) \rightarrow(\mathrm{R13}), \mathrm{R} 13+=4$ | Word |
| DMOV | @R13+, @dir10 | D | 1 C | 2a | - | $(\mathrm{R} 13) \rightarrow$ (dir10), R13 + = 4 | Word |
| DMOV | @dir10, @-R15 | D | OB | 2 a | - - - - | R15-= 4, (dir10) $\rightarrow$ (R15) | Word |
| DMOV | @R15+, @dir10 | D | 1B | 2a | - - - - | $(\mathrm{R} 15) \rightarrow$ (dir10), R15 + = 4 | Word |
| DMOVH | @dir9, R13 | D | 09 | b | - | $(\mathrm{dir} 9) \rightarrow \mathrm{R} 13$ | Half word |
| DMOVH | R13, @dir9 | D | 19 | a | - - - - | R13 $\rightarrow$ (dir9) | Half word |
| DMOVH | @dir9, @R13+ | D | OD | 2a | - - - - | $(\mathrm{dir9}) \rightarrow(\mathrm{R} 13), \mathrm{R} 13+=2$ | Half word |
| DMOVH | @R13+, @dir9 | D | 1D | 2a |  | $(\mathrm{R} 13) \rightarrow$ (dir9), R13 + = 2 | Half word |
| DMOVB | @dir8, R13 | D | OA | b | - - | (dir8) $\rightarrow$ R13 | Byte |
| DMOVB | R13, @dir8 | D | 1A | a | - - - - | R13 $\rightarrow$ (dir8) | Byte |
| DMOVB | @dir8, @R13+ | D | OE | 2 a | - | $($ dir8) $\rightarrow$ (R13), R13 + + | Byte |
| DMOVB | @R13+, @dir8 | D | 1E | 2a |  | $(\mathrm{R13}) \rightarrow$ (dir8), R13 + + | Byte |

Note: The relations between the dir field of TYPE-D in the instruction format and the assembler description from disp8 to disp10 are as follows:
disp8 $\rightarrow$ dir + disp8:Each disp is a code extension
disp9 $\rightarrow$ dir $=$ disp9>>1:Each disp is a code extension
disp10 $\rightarrow$ dir $=$ disp10>>2:Each disp is a code extension

- Resource instructions (2 instructions)

| Mnemonic |  | Type | OP | Cycle | N Z V C | Operation | Remarks |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LDRES | @Ri+, | $\# u 4$ | C | BC | a | ---- | $(R i) \rightarrow u 4$ resource <br> $R i+=4$ | u4: Channel number |
| STRES | $\# u 4$, | $@ R i+$ | $C$ | $B D$ | a | ---- | $u 4$ resource $\rightarrow(R i)$ <br> $R i+=4$ | u4: Channel number |

- Co-processor instructions (4 instructions)

| Mnemonic | Type | OP | Cycle | N Z V C | Operation | Remarks |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- | :---: |
| COPOP | \#u4, \#CC, CRj, CRi | E | $9 \mathrm{~F}-\mathrm{C}$ | $2+\mathrm{a}$ | ---- | Calculation |  |
| COPLD | \#u4, \#CC, Rj, CRi | E | $9 \mathrm{~F}-\mathrm{D}$ | $1+2 \mathrm{ai}$ | ---- | $\mathrm{Rj} \rightarrow \mathrm{CRi}$ |  |
| COPST | \#u4, \#CC, CRj, Ri | E | $9 \mathrm{~F}-\mathrm{E}$ | $1+2 \mathrm{a}$ | ---- | $\mathrm{CRj} \rightarrow \mathrm{Ri}$ |  |
| COPSV | \#u4, \#CC, CRj, Ri | E | $9 \mathrm{~F}-\mathrm{F}$ | $1+2 \mathrm{a}$ | ---- | $\mathrm{CRj} \rightarrow \mathrm{Ri}$ | No error traps |

## MB91133/MB91F133

- Other instructions (16 instructions)

|  | Mnemonic |  | Type | OP | Cycle | N Z V C | Operation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP |  |  | E | 9F-A | 1 | ---- | No changes |  |
| ANDCCR ORCCR | $\begin{aligned} & \text { \#u8 } \\ & \text { \#u8 } \end{aligned}$ |  | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 83 \\ & 93 \end{aligned}$ | $\begin{aligned} & \mathrm{c} \\ & \mathrm{c} \end{aligned}$ | $\begin{array}{lll} \mathrm{C} C . C \\ \text { C C C C } \end{array}$ | CCR and u8 $\rightarrow$ CCR CCR or u8 $\rightarrow$ CCR |  |
| STILM | \#u8 |  | D | 87 | 1 | - - - - | i8 $\rightarrow$ ILM | Set ILM immediate value |
| ADDSP | \#s10 |  | D | A3 | 1 | - - - - | R15 + = s10 | ADD SP instruction |
| EXTSB EXTUB EXTSH EXTUH | $\begin{aligned} & \mathrm{Ri} \\ & \mathrm{Ri} \\ & \mathrm{Ri} \\ & \mathrm{Ri} \end{aligned}$ |  | $\begin{aligned} & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & 97-8 \\ & 97-9 \\ & 97-A \\ & 97-B \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  | Sign extension $8 \rightarrow 32$ bits Zero extension $8 \rightarrow 32$ bits Sign extension $16 \rightarrow 32$ bits Zero extension $16 \rightarrow 32$ bits |  |
| LDMO LDM1 <br> * LDM | (reglist) <br> (reglist) <br> (reglist) |  | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & 8 \mathrm{C} \\ & 8 \mathrm{D} \end{aligned}$ | *4 |  | (R15) $\rightarrow$ reglist, R15 increment (R15) $\rightarrow$ reglist, R15 increment (R15 + +) $\rightarrow$ reglist, | Load-multi R0 to R7 Load-multi R8 to R15 Load-multi R0 to R15 |
| STMO <br> STM1 <br> * STM2 | (reglist) <br> (reglist) <br> (reglist) |  | $\begin{aligned} & \mathrm{D} \\ & \mathrm{D} \end{aligned}$ | 8E <br> 8F | * <br> * 6 |  | R15 decrement, reglist $\rightarrow$ (R15) R15 decrement, reglist $\rightarrow$ (R15) reglist $\rightarrow$ (R15 + +) | Store-multi R0 to R7 <br> Store-multi R8 to R15 <br> Store-multi R0 to R15 |
| ENTER | \#u10 |  | D | OF | 1+a | - - - - | $\begin{aligned} & \text { R14 } \rightarrow \text { (R15-4), } \\ & \text { R15-4 } \rightarrow \text { R14, } \\ & \text { R15-u10 } \rightarrow \text { R15 } \end{aligned}$ | Entrance processing of function |
| LEAVE |  |  | E | 9F-9 | b | - - - - | $\begin{aligned} & \text { R14 + 4 } \rightarrow \text { R15 }, \\ & (\text { R15 - 4) } \rightarrow \text { R14 } \end{aligned}$ | Exit processing of function |
| XCHB | @Rj, Ri |  | A | 8A | 2a | - - - - | $\begin{aligned} & \mathrm{Ri} \rightarrow \mathrm{TEMP}, \\ & (\mathrm{Rj}) \rightarrow \mathrm{Ri}, \\ & \mathrm{TEMP} \rightarrow(\mathrm{Rj}) \end{aligned}$ | For SEMAFO management Byte data |

*1: In the ADDSP instruction, the reference between u8 of TYPE-D in the instruction format and assembler description s10 is as follows.
$s 10 \rightarrow s 8=s 10 \gg 2$
*2: In the ENTER instruction, the reference between i8 of TYPE-C in the instruction format and assembler description u10 is as follows.
$u 10 \rightarrow u 8=u 10 \gg 2$
*3: If either of R0 to R7 is specified in reglist, assembler generates LDM0. If either of R8 to R15 is specified, assembler generates LDM1. Both LDM0 and LDM1 may be generated.
*4: The number of cycles needed for execution of LDM0 (reglist) and LDM1 (reglist) is given by the following calculation; $a \times(n-1)+b+1$ when " $n$ " is number of registers specified.
*5: If either of R0 to R7 is specified in reglist, assembler generates STM0. If either of R8 to R15 is specified, assembler generates STM1. Both STM0 and STM1 may be generated.
*6: The number of cycles needed for execution of STM0 (reglist) and STM1 (reglist) is given by the following calculation; $a \times n+1$ when " $n$ " is number of registers specified.

## MB91133/MB91F133

- 20-bit normal branch macro instructions

| Mnemonic |  | Operation | Remarks |  |
| :---: | :---: | :---: | :---: | :---: |
| * CALL20 | label20, Ri | Next instruction address $\rightarrow$ RP, label $20 \rightarrow \mathrm{PC}$ | Ri: Temporary register | * |
| * BRA20 | label20, Ri | label20 $\rightarrow$ PC | Ri: Temporary register | *2 |
| * BEQ20 | label20, Ri | if $(Z==1)$ then label20 $\rightarrow$ PC | Ri: Temporary register | *3 |
| * BNE20 | label20, Ri | ifs $/ \mathrm{Z}==0$ | Ri: Temporary register | * |
| * BC20 | label20, Ri | ifs $/ \mathrm{C}==1$ | Ri: Temporary register | *3 |
| * BNC20 | label20, Ri | ifs $/ \mathrm{C}==0$ | Ri: Temporary register | *3 |
| * BN20 | label20, Ri | ifs/N $=$ = 1 | Ri: Temporary register | *3 |
| * BP20 | label20, Ri | ifs/N $==0$ | Ri: Temporary register | *3 |
| * BV20 | label20, Ri | ifs $/ \mathrm{V}==1$ | Ri: Temporary register | *3 |
| * BNV20 | label20, Ri | ifs/V $=0$ | Ri: Temporary register | * 3 |
| * BLT20 | label20, Ri | ifs/V xor $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BGE20 | label20, Ri | ifs/ $V$ xor $N==0$ | Ri: Temporary register | * 3 |
| * BLE20 | label20, Ri | ifs/(V xor N ) or $\mathrm{Z}==1$ | Ri: Temporary register | * 3 |
| * BGT20 | label20, Ri | ifs/(V xor N ) or $\mathrm{Z}==0$ | Ri: Temporary register | * 3 |
| * BLS20 | label20, Ri | ifs/C or $Z==1$ | Ri: Temporary register | *3 |
| * BHI20 | label20, Ri | ifs/ C or $\mathrm{Z}==0$ | Ri: Temporary register | *3 |

*1: CALL20
(1) If label20 $-\mathrm{PC}-2$ is between $-0 \times 800$ and $+0 \times 7 \mathrm{fe}$, instruction is generated as follows;

CALL label12
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 \#label20, Ri
CALL @Ri
*2: BRA20
(1) If label20 - PC -2 is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows; BRA label9
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
LDI:20 \#label20, Ri JMP @Ri
*3: Bcc20 (BEQ20 to BHI20)
(1) If label20 $-\mathrm{PC}-2$ is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows;

Bcc label9
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

```
Bxcc false xcc is a revolt condition of cc
LDI:20 #label20, Ri
JMP @Ri
false:
```


## MB91133/MB91F133

- 20-bit delayed branch macro instructions

| Mnemonic | Operation | Remarks |  |
| :---: | :---: | :---: | :---: |
| * CALL20:D label20, Ri | Next instruction address + $2 \rightarrow$ RP, label20 $\rightarrow$ PC | Ri: Temporary register | *1 |
| * BRA20:D label20, Ri | label20 $\rightarrow$ PC | Ri: Temporary register | *2 |
| * BEQ20:D label20, Ri | if ( $Z==1$ ) then label20 $\rightarrow$ PC | Ri: Temporary register | * |
| * BNE20:D label20, Ri | ifs $/ \mathrm{Z}==0$ | Ri: Temporary register | *3 |
| * BC20:D label20, Ri | ifs $/ \mathrm{C}==1$ | Ri: Temporary register | *3 |
| *BNC20:D label20, Ri | ifs $/ \mathrm{C}==0$ | Ri: Temporary register | *3 |
| * BN20:D label20, Ri | ifs/ $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BP20:D label20, Ri | ifs/ $\mathrm{N}==0$ | Ri: Temporary register | *3 |
| * BV20:D label20, Ri | ifs $/ \mathrm{V}==1$ | Ri: Temporary register | *3 |
| *BNV20:D label20, Ri | ifs $/ \mathrm{V}==0$ | Ri: Temporary register | * 3 |
| * BLT20:D label20, Ri | ifs/V xor $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BGE20:D label20, Ri | ifs/V xor $\mathrm{N}==0$ | Ri: Temporary register | *3 |
| * BLE20:D label20, Ri | ifs/(V xor N ) or $\mathrm{Z}==1$ | Ri: Temporary register | *3 |
| *BGT20:D label20, Ri | ifs/(V xor N ) or $\mathrm{Z}==0$ | Ri: Temporary register | *3 |
| * BLS20:D label20, Ri | ifs/C or $\mathrm{Z}==1$ | Ri: Temporary register | *3 |
| * BHI20:D label20, Ri | ifs/ C or $\mathrm{Z}==0$ | Ri: Temporary register | * |

*1: CALL20:D
(1) If label20 $-\mathrm{PC}-2$ is between $-0 \times 800$ and $+0 \times 7 \mathrm{fe}$, instruction is generated as follows;

CALL:D label12
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 \#label20,Ri
CALL:D @Ri
*2: BRA20:D
(1) If label20 - PC - 2 is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows; BRA:D label9
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:20 \#label20,Ri JMP:D @Ri
*3: Bcc20:D (BEQ20:D to BHI20:D)
(1) If label20 - PC - 2 is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows; Bcc:D label9
(2) If label20 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

Bxcc false xcc is a revolt condition of cc
LDI:20 \#label20,Ri
JMP:D @Ri
false:

## MB91133/MB91F133

- 32-bit normal macro branch instructions

| Mnemonic |  | Operation | Remarks |  |
| :---: | :---: | :---: | :---: | :---: |
| * CALL32 | label32, Ri | Next instruction address $\rightarrow$ RP, label32 $\rightarrow$ PC | Ri: Temporary register | * |
| * BRA32 | label32, Ri | label32 $\rightarrow$ PC | Ri: Temporary register | *2 |
| * BEQ32 | label32, Ri | if $(Z==1)$ then label32 $\rightarrow$ PC | Ri: Temporary register | *3 |
| * BNE32 | label32, Ri | ifs $/ \mathrm{Z}==0$ | Ri: Temporary register | * |
| * BC32 | label32, Ri | ifs $/ \mathrm{C}==1$ | Ri: Temporary register | *3 |
| * BNC32 | label32, Ri | ifs $/ \mathrm{C}==0$ | Ri: Temporary register | *3 |
| * BN32 | label32, Ri | ifs/ $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BP32 | label32, Ri | ifs/N $==0$ | Ri: Temporary register | *3 |
| * BV32 | label32, Ri | ifs $/ \mathrm{V}==1$ | Ri: Temporary register | *3 |
| * BNV32 | label32, Ri | ifs/V $=$ = 0 | Ri: Temporary register | *3 |
| * BLT32 | label32, Ri | ifs/V xor $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BGE32 | label32, Ri | ifs/ $V$ xor $N==0$ | Ri: Temporary register | * 3 |
| * BLE32 | label32, Ri | ifs/(V xor N ) or $\mathrm{Z}==1$ | Ri: Temporary register | * 3 |
| * BGT32 | label32, Ri | ifs/(V xor N ) or $\mathrm{Z}==0$ | Ri: Temporary register | * 3 |
| * BLS32 | label32, Ri | ifs/C or $Z==1$ | Ri: Temporary register | *3 |
| * BHI32 | label32, Ri | ifs/ C or $\mathrm{Z}==0$ | Ri: Temporary register | *3 |

*1: CALL32
(1) If label $32-\mathrm{PC}-2$ is between $-0 \times 800$ and $+0 \times 7 \mathrm{fe}$, instruction is generated as follows;

CALL label12
(2) If label32 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 \#label32, Ri
CALL @Ri
*2: BRA32
(1) If label32 $-\mathrm{PC}-2$ is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows; BRA label9
(2) If label32 - PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
LDI:32 \#label32, Ri JMP @Ri
*3: Bcc32 (BEQ32 to BHI32)
(1) If label $32-\mathrm{PC}-2$ is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows;

Bcc label9
(2) If label32-PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

```
Bxcc false xcc is a revolt condition of cc
LDI:32 #label32, Ri
JMP @Ri
false:
```


## MB91133/MB91F133

- 32-bit delayed macro branch instructions

| Mnemonic | Operation | Remarks |  |
| :---: | :---: | :---: | :---: |
| * CALL32:D label32, Ri | Next instruction address + $2 \rightarrow$ RP, label32 $\rightarrow$ PC | Ri: Temporary register | *1 |
| * BRA32:D label32, Ri | label32 $\rightarrow$ PC | Ri: Temporary register | *2 |
| *BEQ32:D label32, Ri | if ( $Z==1$ ) then label32 $\rightarrow$ PC | Ri: Temporary register | * |
| * BNE32:D label32, Ri | ifs $/ \mathrm{Z}==0$ | Ri: Temporary register | *3 |
| * BC32:D label32, Ri | ifs $/ \mathrm{C}==1$ | Ri: Temporary register | *3 |
| *BNC32:D label32, Ri | ifs $/ \mathrm{C}==0$ | Ri: Temporary register | *3 |
| * BN32:D label32, Ri | ifs/ $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| * BP32:D label32, Ri | ifs/ $\mathrm{N}==0$ | Ri: Temporary register | *3 |
| * BV32:D label32, Ri | ifs $/ \mathrm{V}==1$ | Ri: Temporary register | *3 |
| *BNV32:D label32, Ri | ifs $/ \mathrm{V}==0$ | Ri: Temporary register | *3 |
| * BLT32:D label32, Ri | ifs/V xor $\mathrm{N}==1$ | Ri: Temporary register | *3 |
| *BGE32:D label32, Ri | ifs/V xor $\mathrm{N}==0$ | Ri: Temporary register | *3 |
| * BLE32:D label32, Ri | ifs/(V xor N ) or $\mathrm{Z}==1$ | Ri: Temporary register | *3 |
| *BGT32:D label32, Ri | ifs/(V xor N ) or $\mathrm{Z}==0$ | Ri: Temporary register | *3 |
| * BLS32:D label32, Ri | ifs/C or $\mathrm{Z}==1$ | Ri: Temporary register | *3 |
| * BHI32:D label32, Ri | ifs/C or $\mathrm{Z}==0$ | Ri: Temporary register | * |

*1: CALL32:D
(1) If label32-PC -2 is between $-0 \times 800$ and $+0 \times 7 \mathrm{fe}$, instruction is generated as follows;

CALL:D label12
(2) If label32 $-\mathrm{PC}-2$ is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 \#label32, Ri
CALL:D @Ri
*2: BRA32:D
(1) If label32 - PC - 2 is between $-0 \times 100$ and $+0 x f e$, instruction is generated as follows;

BRA:D label9
(2) If label32-PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

LDI:32 \#label32, Ri JMP:D @Ri
*3: Bcc32:D (BEQ32:D to BHI32:D)
(1) If label32 - PC - 2 is between $-0 \times 100$ and $+0 \times f e$, instruction is generated as follows; Bcc:D label9
(2) If label32-PC - 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;

Bxcc false xcc is a revolt condition of cc
LDI:32 \#label32, Ri
JMP:D @Ri
false:

## MB91133/MB91F133

ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB91133PMT2-XXX | 144-pin plastic LQFP <br> (FPT-144P-M08) |  |
| MB91133PBT-XXX | 144-pin plastic FBGA <br> (BGA-144P-M01) |  |
| MB91F133PMT2 | 144-pin plastic LQFP <br> (FPT-144P-M08) |  |
| MB91F133PBT | 144-pin plastic FBGA <br> (BGA-144P-M01) |  |
| MB91FV130CR-ES | 299-pin ceramic PGA <br> (PGA-299) |  |

## MB91133/MB91F133

## PACKAGE DIMENSIONS



## MB91133/MB91F133



## FUJITSU LIMITED

## For further information please contact:

 JapanFUJITSU LIMITED
Corporate Global Business Support Division Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan
Tel: +81-3-5322-3347
Fax: +81-3-5322-3386
http://edevice.fujitsu.com/
North and South America
FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag, Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
http://www.fujitsu-fme.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LTD. \#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220
http://www.fmap.com.sg/

## Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

## F0101

© FUJITSU LIMITED Printed in Japan

