

MB87073 CMOS PLL FREQUENCY SYNTHESIZER



CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER

The Fujitsu MB87073, fabricated in advanced CMOS technology, is a serial input PLL frequency synthesizer.

The MB87073 contains an inverter for oscillator, a programmable reference divider, a divide factor of programmable reference divider control circuit, a phase detector, a charge pump, a 18-bit shift register, a 18-bit latch, a programmable divider (a binary 7-bit swallow counter, a binary 11-bit programmable counter), and a control generator for an external dual modulus prescaler.



When supplemented with a loop filter and VCO, the MB87073 contains the necessary circuit to make up PLL frequency synthesizer. Typically, a dual modulus prescaler such as the MB501L can be added, allowing input frequency operation up to 1.1GHz.

- Single power supply voltage:
V_{DD} = 2.7 to 5.5V
- Wide temperature range:
T_A = -40 to 85°C
- 13MHz typical input capability
@5V (f_{IN} input)
- On-chip inverter for oscillator
- 8 divide factors for programmable reference divider is selected by S₁, S₂ and S₃ input (1/8, 1/16, 1/64, 1/128, 1/256, 1/512, 1/1024, 1/2048)
- Programmable 18-bit divider with input amplifier consisting of:
Binary 7-bit swallow counter
Binary 11-bit programmable counter
- 2 type of phase detector output
On-chip charge pump output
Output for external charge pump
- Easy interface to Fujitsu dual modulus prescaler

ABSOLUTE MAXIMUM RATING (See NOTE) (V_{SS} = 0V)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{DD}	V _{SS} -0.5 to V _{SS} +7.0	V
Input Voltage	V _{IN}	V _{SS} -0.5 to V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 to V _{DD} +0.5	V
Output Current	I _{OUT}	±10	mA
Open-drain Output	V _{OOP}	V _{SS} -0.5 to V _{DD} +3.0	V
Operating Temperature	T _A	-40 to +85	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Power Dissipation	P _D	300	mW

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - MB87073 BLOCK DIAGRAM



PIN DESCRIPTION



Pin No.	Symbol	I/O	Description
1	V _{DD}	—	Power supply voltage input.
2	Clock	I	Clock signal input for 18-bit shift register. Each rising edge of the clock shifts one bit of the data into the shifter register.
3	Data	I	Serial data input for 18-bit shift register. This data is used for setting the divide factor of programmable divider.
4	LE	I	Load enable input. When this pin is high level (high active), the data stored in the 18-bit shift register is transferred to 18-bit latch.
5	f _{in}	I	Input for programmable divider from VCO or prescaler output. This input involves bias circuit and amplifier. The connection with external dual modulus prescaler should be an AC connection.
6	M	O	Control output for external dual modulus prescaler. The connection to the prescaler should be DC connection. This output level is synchronized with falling edge of f _{in} input signal (pin #5). Pulse Swallow Function: MB501L M = High: Preset modulus factor 64 or 128 M = Low: Preset modulus factor 65 or 129
7	LD	O	Output of phase detector. It is high level when f _r and f _p are equal, and then the loop is locked. Otherwise it outputs negative pulse signal.
8	D ₀	O	Three-state charge pump output of the phase detector. The mode of D ₀ is changed by the combination of programmable reference divider output frequency f _r and programmable divider output frequency f _p as listed below: f _r > f _p : Drive mode (D ₀ = High level) f _r = f _p : High-impedance mode f _r < f _p : Sink mode (D ₀ = Low level)
9 10	Φ _R Φ _P	O O	Phase detector outputs for an external charge pump. The mode of Φ _R and Φ _P are changed by the combination of programmable reference divider output frequency f _r and programmable divider output frequency f _p as listed below: Φ _R Φ _P f _r > f _p : Low : Low f _r = f _p : Low : High-impedance f _r < f _p : High : High-impedance *Φ _P is a N-channel open drain output.

MB87073

PIN DESCRIPTION (continued)

Pin No.	Symbol	I/O	Description																																													
11 12 13	S_1 S_2 S_3	I I I	<p>Control input for programmable reference divider. The combination of these inputs provides 8 kinds of divide factor for the programmable reference divider.</p> <table border="1"> <thead> <tr> <th>Divide Factor</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> <th>1</th> </tr> <tr> <th>S_n</th> <th>8</th> <th>16</th> <th>64</th> <th>128</th> <th>256</th> <th>512</th> <th>1024</th> <th>2048</th> </tr> </thead> <tbody> <tr> <td>S_1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>S_2</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>S_3</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	Divide Factor	1	1	1	1	1	1	1	1	S_n	8	16	64	128	256	512	1024	2048	S_1	0	1	0	1	0	1	0	1	S_2	0	0	1	1	0	0	1	1	S_3	0	0	0	0	1	1	1	1
Divide Factor	1	1	1	1	1	1	1	1																																								
S_n	8	16	64	128	256	512	1024	2048																																								
S_1	0	1	0	1	0	1	0	1																																								
S_2	0	0	1	1	0	0	1	1																																								
S_3	0	0	0	0	1	1	1	1																																								
14	OSC _{OUT}	O	<p>Output pin for crystal oscillator. Output of the inverting amplifier. This pin should be open when an external oscillator is used.</p>																																													
15	OSC _{IN}	I	<p>Input pin for crystal oscillator. Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupled when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.</p>																																													
16	V_{SS}	—	Ground																																													


FUNCTIONAL DESCRIPTION

DIVIDE FACTOR OF PROGRAMMABLE DIVIDER

Serial data of binary code is input to Data pin. These data are loaded into the 18-bit shift register from MSB. When load enable signal LE is high, the data stored in the 18-bit shift register is transferred to the 18-bit latch. The data ① to ⑦ set a divide factor of the binary 7-bit swallow counter and data ⑧ to ⑱ set a divide factor of binary 11-bit programmable counter. In other words, serial data is equivalent to the divide factor of programmable divider.



Fig. 2 - BLOCK DIAGRAM OF PROGRAMMABLE DIVIDER



MB87073

Binary 7-bit Swallow Counter Data Input

7	6	5	4	3	2	1	Divide Factor A
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	0	2
0	0	0	0	0	1	1	3
0	0	0	0	1	0	0	4
.
1	1	1	1	1	1	1	127

Note: Divide factor A: 0 to 127

Depending upon the divide factor set input (SW) of external prescaler, the input data should be as follows.

Example MB501L

SW = H (64/65) : Bit 7 of shift register (7) should be zero.

Binary 11-bit Programmable Counter Data Input

18	17	16	15	14	13	12	11	10	9	8	Divide Factor N
0	0	0	0	0	0	0	0	1	0	1	5
0	0	0	0	0	0	0	0	1	1	0	6
0	0	0	0	0	0	0	0	1	1	1	7
.
1	1	1	1	1	1	1	1	1	1	1	2047

Note: Divide factor less than 5 is prohibited.

Divide factor N: 5 to 2047

PULSE SWALLOW FUNCTION

$$f_{VCO} = [(N \times M) + A] \times f_r \quad (A < N)$$


f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

N : Preset divide factor of binary 11-bit programmable counter (5 to 2047)

M : Preset modulus factor of external dual modulus prescaler (e.g. 64 in 64/65 mode, 128 in 128/129 mode of an MB501L prescaler)

A : Preset divide factor of binary 7-bit swallow counter (0 to 127)

f_r : Output frequency of the programmable reference divider



Clock: Clock signal input for the 18-bit shift register.
Each rising edge of the clock shifts one bit of data into the shift register.

Data: Serial data for the 18-bit shift register is input.

LE: Load enable input.
When LE is high (high active), the data stored in the 18-bit shift register is transferred to the 18-bit latch.
The 18-bit data is used for setting a divide factor of the programmable divider.

RECOMMENDED OPERATING CONDITIONS

($V_{SS} = 0$)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power Supply Voltage	V_{DD}	2.7		5.5	V
Input Voltage	V_{IN}	V_{SS}		V_{DD}	V
Operating Temperature	T_A	-40		+85	°C

MB87073

ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.0V, V_{SS} = 0V, T_A = -40 to 85°C)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
High level Input Voltage	V _{IH}		2.1			V
Low-level Input Voltage						
Input Sensitivity	f _{in}	V _{fpp}	Amplitude in AC coupling, sine wave	0.8		V _{P-P}
	OSC _{IN}	V _{sin}		1.0		
High-level Input Current	I _{IH}	V _{IN} = V _{DD}		1.0		μA
Low-level Input Current						
Input Current	f _{in}	I _{IIN}	V _{IN} = V _{SS} to V _{DD}		±30	μA
	OSC _{IN}	I _{OSC}	V _{IN} = V _{SS} to V _{DD}		±30	
High-level Output Voltage	V _{OH}	I _{OH} = 0μA		2.95		V
Low-level Output Voltage						
Low-level Output Voltage	ØP	V _{OLP}	I _{OL} = 0.8mA			0.8
High-level Output Voltage	OSC _{OUT}	V _{OHX}	I _{OH} = 0μA	2.50		V
Low-level Output Voltage		V _{OLX}	I _{OL} = 0μA		0.50	
High-level Output Current	I _{OH}	V _{OH} = 2.0V		-0.5		mA
Low-level Output Current						
N-channel Open Drain Cut Off Current	ØP	I _{OFF}	V _O = V _{DD} + 3.0		1.0	μA
Power Supply Current*1	I _{DD}				2.0	mA
Max. Operating Frequency of Programmable Reference Divider	f _{maxd}			13	20	MHz
Max. Operating Frequency of Programmable Divider	f _{maxp}			10	20	MHz

Note: *1 f_{in} = 5.0MHz, 12.8MHz Crystal is connected between OSC_{IN} and OSC_{OUT}.
Inputs are connected to ground except for f_{in} and OSC_{IN}. Outputs are open.

T-50-17

MB87073

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = 5.0V, V_{SS} = 0V, T_A = -40 to 85°C)


Parameter		Symbol	Condition	Value			Unit
				Min	Typ	Max	
High level Input Voltage	Except f _{in} and OSC _{IN}	V _{IH}		3.5			V
Low-level Input Voltage		V _{IL}				1.5	
Input Sensitivity	f _{in}	V _{fpp}	Amplitude in AC coupling, sine wave	1.0			V _{P-P}
	OSC _{IN}	V _{sIn}		1.5			
High-level Input Current	Except f _{in} and OSC _{IN}	I _{IH}	V _{IN} = V _{DD}		1.0		μA
Low-level Input Current		I _{IL}	V _{IN} = V _{SS}		-1.0		
Input Current	f _{in}	I _{fIn}	V _{IN} = V _{SS} to V _{DD}		±50		μA
	OSC _{IN}	I _{OSC}	V _{IN} = V _{SS} to V _{DD}		±50		
High-level Output Voltage	Except ØP and OSC _{OUT}	V _{OH}	I _{OH} = 0μA	4.95			V
Low-level Output Voltage		V _{OL}	I _{OL} = 0μA			0.05	
Low-level Output Voltage	ØP	V _{OLP}	I _{OL} = 2mA			1.0	V
High-level Output Voltage	OSC _{OUT}	V _{OHX}	I _{OH} = 0μA	4.50			
Low-level Output Voltage		V _{OLX}	I _{OL} = 0μA			0.50	
High-level Output Current	Except ØP and OSC _{OUT}	I _{OH}	V _{OH} = 4.0V	-1.0			mA
Low-level Output Current		I _{OL}	V _{OL} = 0.8V	1.0			
N-channel Open Drain Cut Off Current	ØP	I _{OFF}	V _O = V _{DD} + 3.0		1.0		μA
Power Supply Current*1		I _{DD}			3.0		mA
Max. Operating Frequency of Programmable Reference Divider		f _{maxd}		15	25		MHz
Max. Operating Frequency of Programmable Divider		f _{maxp}		13	25		MHz

Note: *1 f_{in} = 5.0MHz, 12.8MHz Crystal is connected between OSC_{IN} and OSC_{OUT}.
Inputs are connected to ground except for f_{in} and OSC_{OUT}. Outputs are open.

MB87073




Fig. 3 - TYPICAL APPLICATION EXAMPLE



T-50-17

MB87073

PACKAGE DIMENSIONS



MB87073

PACKAGE DIMENSIONS (Continued)

