## Processor Digital Signal Processor

## cmos

## 16-bit Fixed-point DSP

## MB86330

## ■ DESCRIPTION

The MB86330 is a 16-bit fixed-point DSP (Digital Signal Processor) that is based on Fujitsu-specific Dual-MAC architecture, and can implement product addition operations and double transfer at a high rate and under low power consumption.
The DSP supports a set of instructions optimum for digital signal processing in communications applications such as handy phones.

The MB86330 consists of a core section and a peripheral section. For detailed specifications of the core section, see MB86330DSP Core Section Specifications.

■ FEATURES

- Fixed-point operations

Multiplication: 16 bits $\times 16$ bits $\rightarrow 31$ bits
Addition: 40 bits +40 bits $\rightarrow 40$ bits
Product addition: 40 bits $\pm 16$ bits $\times 16$ bits $\rightarrow 40$ bits
Maximum operation speed: 100 MIPS at 3.3 V

- Memory configuration

Data RAM: Two sectors that can be accessed concurrently
An external RAM (ERAM) is supported.
Memory mapped I/O system characterized by allocation of I/O devices in the memory space
Instruction RAM: 48 Kwords $\times 16$ bits
Table RAM: 16 Kwords $\times 16$ bits
(Continued)
PACKAGE

(PGA-256C-A03)

## MB86330

(Continued)

- Addressing

Two independent address units
Eight general-purpose registers
Addressing function that can update a register
Circular addressing
Two address update registers

- Supply voltage: 3.3 V (single type of supply voltage)
- Ceramic package: PGA-256


## MB86330

## PIN ASSIGNMENT

(Top view)

(PGA-256C-A03)

## MB86330

| $\begin{aligned} & \hline \text { Pin } \\ & \text { no. } \end{aligned}$ | I/O | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & \text { no. } \end{aligned}$ | 1/0 | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & \text { no. } \end{aligned}$ | 1/0 | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & \text { no. } \end{aligned}$ | I/O | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | O | PAO27 | 33 | 1/O | ED13 | 65 | 0 | PAO7 | 97 | I/O | EDI |
| 2 | 1 | ICAD0 | 34 | - | N.C. | 66 | 0 | PAO10 | 98 | I/O | ED3 |
| 3 | 0 | PAO30 | 35 | I/O | ICDT12 | 67 | 0 | ST2 | 99 | - | N.C. |
| 4 | O | IRO0 | 36 | 1/O | ICDT10 | 68 | 0 | PAO13 | 100 | I/O | ED10 |
| 5 | 0 | IRO3 | 37 | I/O | ICDT6 | 69 | 0 | PAO15 | 101 | I/O | ED12 |
| 6 | 1 | ICAD1 | 38 | - | N.C. | 70 | 0 | FF | 102 | I/O | ED15 |
| 7 | 0 | IRO8 | 39 | I/O | ICDT3 | 71 | 0 | PAO21 | 103 | I/O | ICDT13 |
| 8 | 0 | IRO10 | 40 | - | N.C. | 72 | 0 | PAO23 | 104 | I/O | ICDT11 |
| 9 | O | IRO14 | 41 | 0 | AINT6 | 73 | 0 | PAO24 | 105 | I/O | ICDT9 |
| 10 | 1 | ICAD3 | 42 | O | AINT5 | 74 | 0 | PAO28 | 106 | I/O | ICDT5 |
| 11 | O | IRO17 | 43 | I | INT4 | 75 | 0 | PAO31 | 107 | I/O | ICDT2 |
| 12 | 0 | IRO20 | 44 | 1 | SCZC | 76 | 0 | IRO1 | 108 | 0 | AINT7 |
| 13 | 0 | IRO23 | 45 | - | N.C. | 77 | 0 | IRO4 | 109 | I | INT6 |
| 14 | 0 | IRO26 | 46 | - | N.C. | 78 | 0 | IRO6 | 110 | I | INT5 |
| 15 | 0 | IRO28 | 47 | - | N.C. | 79 | 1 | ICAD2 | 111 | 1 | INT3 |
| 16 | 0 | IRO30 | 48 | - | N.C. | 80 | 0 | IRO13 | 112 | - | N.C. |
| 17 | - | N.C. | 49 | 1 | F0 | 81 | 0 | IRO16 | 113 | - | N.C. |
| 18 | - | N.C. | 50 | 1 | MODO | 82 | 0 | IRO18 | 114 | 1 | MCLK |
| 19 | O | PAGE1 | 51 | O | AINT2 | 83 | 0 | IRO21 | 115 | 1 | BREAK |
| 20 | O | XERD | 52 | 0 | AINT1 | 84 | - | N.C. | 116 | 1 | MOD2 |
| 21 | 1 | WMD0 | 53 | - | N.C. | 85 | 0 | IRO27 | 117 | - | N.C. |
| 22 | 0 | EA1 | 54 | - | N.C. | 86 | - | N.C. | 118 | 1 | INT1 |
| 23 | 0 | EA4 | 55 | 1 | SMCK | 87 | - | N.C. | 119 | - | N.C. |
| 24 | 0 | EA5 | 56 | I | SMEN | 88 | - | N.C. | 120 | - | N.C. |
| 25 | 0 | EA9 | 57 | 0 | PDXED | 89 | 0 | BTACT | 121 | - | N.C. |
| 26 | 0 | EA11 | 58 | 1 | SYI1 | 90 | 0 | XEWR | 122 | - | VS |
| 27 | - | N.C. | 59 | I | SCI1 | 91 | 1 | WMD1 | 123 | I | SY10 |
| 28 | 0 | EA15 | 60 | 0 | SDO0 | 92 | 0 | EA2 | 124 | 1 | SDI1 |
| 29 | I/O | ED2 | 61 | 0 | SDO1 | 93 | - | N.C. | 125 | I | SYOO |
| 30 | I/O | ED6 | 62 | 0 | PAOO | 94 | 0 | EA7 | 126 | 1 | SYO1 |
| 31 | I/O | ED8 | 63 | 0 | PAO4 | 95 | 0 | EA10 | 127 | 0 | XMONI |
| 32 | - | N.C. | 64 | 1 | ICCN | 96 | 0 | EA14 | 128 | 0 | PAO3 |

N.C.: Pin not connected
(Continued)
(Continued)

| Pin no. | I/O | Pin name | Pin no. | I/O | Pin name | Pin no. | I/O | Pin name | Pin no. | 1/0 | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 129 | O | PAO6 | 161 | I/O | ED11 | 193 | O | PAO26 | 225 | - | N.C. |
| 130 | 0 | PAO8 | 162 | I/O | ED14 | 194 | - | VS | 226 | - | VS |
| 131 | 0 | PAO11 | 163 | I/O | ICDT14 | 195 | - | N.C. | 227 | - | N.C. |
| 132 | 0 | ST1 | 164 | - | N.C. | 196 | - | VS | 228 | - | VS |
| 133 | 0 | PAO14 | 165 | I/O | ICDT8 | 197 | 0 | IRO7 | 229 | 1 | SMDT |
| 134 | 0 | PAO17 | 166 | I/O | ICDT4 | 198 | 0 | IRO11 | 230 | - | VS |
| 135 | 0 | PAO20 | 167 | I/O | ICDT1 | 199 | - | VS | 231 | 1 | SCIO |
| 136 | 0 | PAO22 | 168 | 1 | INT7 | 200 | - | N.C. | 232 | - | VS |
| 137 | 0 | PAO25 | 169 | - | N.C. | 201 | 0 | IRO24 | 233 | 0 | ADBRK |
| 138 | 0 | PAO29 | 170 | 0 | AINT3 | 201 | - | VS | 234 | 0 | PAO1 |
| 139 | - | N.C. | 171 | - | N.C. | 203 | 0 | IRO31 | 235 | - | VS |
| 140 | 0 | IRO2 | 172 | 1 | PSTOP | 204 | - | VS | 236 | 1 | XICOPE |
| 141 | 0 | IRO5 | 173 | 1 | PM | 205 | 0 | PAGE0 | 237 | 0 | STO |
| 142 | 0 | IRO9 | 174 | 1 | F1 | 206 | - | VS | 238 | - | VS |
| 143 | 0 | IRO12 | 175 | 1 | MOD1 | 207 | 0 | EAO | 239 | 0 | PAO18 |
| 144 | 0 | IRO15 | 176 | 1 | INT2 | 208 | - | VS | 240 | - | VS |
| 145 | 0 | IRO19 | 177 | 1 | XRST | 209 | 0 | EA8 | 241 | - | VD |
| 146 | 0 | IRO22 | 178 | - | N.C. | 210 | 0 | EA12 | 242 | - | VD |
| 147 | 0 | IRO25 | 179 | - | N.C. | 211 | - | VS | 243 | - | VD |
| 148 | 0 | IRO29 | 180 | I | TCIF | 212 | 1/O | ED5 | 244 | - | VD |
| 149 | - | N.C. | 181 | 1 | SDIO | 213 | I/O | ED9 | 245 | - | VD |
| 150 | - | N.C. | 182 | 1 | SCOO | 214 | - | VS | 246 | - | VD |
| 151 | 1 | BOOT | 183 | 0 | PACK | 215 | 1/O | ICDT15 | 247 | - | VD |
| 152 | 0 | XEREQ | 184 | 1 | SCO1 | 216 | - | VS | 248 | - | VD |
| 153 | - | N.C. | 185 | 0 | PAO2 | 217 | 1/O | ICDT7 | 249 | - | VD |
| 154 | 0 | EA3 | 186 | 0 | PAO5 | 218 | - | VS | 250 | - | VD |
| 155 | 0 | EA6 | 187 | 0 | PAO9 | 219 | 1/O | ICDT0 | 251 | - | VD |
| 156 | - | N.C. | 188 | 0 | PAO12 | 220 | - | VS | 252 | - | VD |
| 157 | 0 | EA13 | 189 | 1 | XICWE | 221 | 0 | AINT4 | 253 | - | VD |
| 158 | I/O | ED0 | 190 | 0 | PAO16 | 222 | 0 | SCKOUT | 254 | - | VD |
| 159 | I/O | ED4 | 191 | 0 | PAO19 | 223 | - | VS | 255 | - | VD |
| 160 | I/O | ED7 | 192 | 0 | L | 224 | - | N.C. | 256 | - | VD |

N.C.: Pin not connected

## MB86330

EXTERNAL PIN LAYOUT

$\left[\begin{array}{c}\text { Other pins } \\ \text { vD, vs, } \\ \hline\end{array}\right.$

## PIN DESCRIPTION


(Continued)

## MB86330

| Pin no. | Pin name | Bit | I/O | Active | $\begin{aligned} & \text { Pull up } \\ & \text { pull down } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 229 | SMDT | 1 | I | - | - | Serial input data (16 bits) for operating mode (SMODE) setup |
| 55 | SMCK | 1 | 1 | - | - | Serial input clock for operating mode (SMODE) setup |
| 56 | SMEN | 1 | I | H | - | Pulse input for operating mode (SMODE) setup Upon completion of setup, a positive pulse is entered. |
| $\begin{array}{r} 43,109 \text { to } 111, \\ 118,168,176 \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { INT } \\ {[7: 1]} \end{array}$ | 7 | 1 | L | Pull up | Input for INT7 to INT1 interrupt request signals |
| $\begin{aligned} & 41,42,51,52, \\ & 108,170,221 \end{aligned}$ | $\begin{aligned} & \text { AINT } \\ & {[7: 1]} \end{aligned}$ | 7 | 0 | L | - | Output for INT7 to INT1 interrupt acknowl edge signals |
| 180 | TCIF | 1 | 1 | H | - | Used for DC setup. "0": PCM, "1": TCH Used to set serial port 1. |
| $\begin{aligned} & 58, \\ & 123 \end{aligned}$ | $\begin{aligned} & \mathrm{SYI} \\ & {[1: 0]} \end{aligned}$ | 2 | 1 | H | - | Input pins for synchronization signals for serial input port 1/0 |
| $\begin{aligned} & 59, \\ & 231 \end{aligned}$ | $\begin{aligned} & \mathrm{SCI} \\ & {[1: 0]} \end{aligned}$ | 2 | 1 | - | - | Clock input for serial input port 1/0 |
| $\begin{aligned} & 124, \\ & 181 \end{aligned}$ | $\begin{gathered} \mathrm{SDI} \\ {[1: 0]} \end{gathered}$ | 2 | 1 | - | - | Data input for serial input port 1/0 |
| $\begin{aligned} & 125, \\ & 126 \end{aligned}$ | $\begin{aligned} & \hline \text { SYO } \\ & {[1: 0]} \end{aligned}$ | 2 | I | H | - | Synchronization signal input for serial output port 1/0 |
| $\begin{aligned} & 182, \\ & 184 \end{aligned}$ | $\begin{aligned} & \text { SCO } \\ & {[1: 0]} \end{aligned}$ | 2 | 1 | - | - | Clock input for serial output port 1/0 |
| $\begin{aligned} & 60, \\ & 61 \end{aligned}$ | $\begin{aligned} & \mathrm{SDO} \\ & {[1: 0]} \end{aligned}$ | 2 | 0 | - | - | Data output for serial output port 1/0 |
| 192 | L | 1 | 0 | - | - | PLL status output |
| 70 | FF | 1 | 0 | - | - | Output for test |
| 115 | BREAK | 1 | I | L | Pull up | Break input for the emulator |
| 189 | XICWE | 1 | I | L | Pull up | Input for an emulator write signal |
| 236 | XICOPE | 1 | 1 | L | Pull up | Input for an emulator read signal |
| 2, 6, 10, 79 | $\begin{aligned} & \text { ICAD } \\ & {[3: 0]} \end{aligned}$ | 4 | 1 | - | Pull down | Address input for the emulator |
| 64 | ICCN | 1 | 1 | H | Pull down | Input for an emulator connection signal |
| $\begin{gathered} 35 \text { to } 37,39, \\ 103 \text { to } 107,163, \\ 165 \text { to } 167, \\ 215,217,219 \end{gathered}$ | $\begin{aligned} & \text { ICDT } \\ & {[15: 0]} \end{aligned}$ | 16 | I/O | - | Pull down | I/O for a data bus used to access the emulator |
| 127 | XMONI | 1 | 0 | L | - | Output for indicating emulator monitor mode status |
| 233 | ADBRK | 1 | 0 | H | - | Output for indicating occurrence of an ADBKP register event for the emulator |

(Continued)
(Continued)

| Pin no. | Pin name | Bit | I/O | Active | $\begin{aligned} & \text { Pull up } \\ & \text { pull down } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $4,5,7$ to 9, <br> 11 to 16,76 to 78, <br> 80 to 83,85, <br> 140 to 148,197, <br> $198,201,203$ | $\begin{aligned} & \hline \text { IRO } \\ & {[31: 0]} \end{aligned}$ | 32 | 0 | - | - | Instruction register output for the emulator |
| $\begin{gathered} \hline 1,3,62,63,65, \\ 66,68,69, \\ 71 \text { to } 75, \\ 128 \text { to } 131, \\ 133 \text { to } 138, \\ 185 \text { to } 188, \\ 190,191,193, \\ 234,239 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { PAO } \\ & {[31: 0]} \end{aligned}$ | 32 | 0 | - | - | Program address output for the emulator |
| 183 | PACK | 1 | 0 | - | - | Output for a PAO fetch clock for the emulator |
| 57 | PDXED | 1 | 0 | - | - | Output for test |
| 20 | XERD | 1 | 0 | L | - | Output for an ERAM reading signal |
| 152 | XEREQ | 1 | 0 | L | - | Output for an ERAM access request signal |
| 90 | XEWR | 1 | 0 | L | - | Output for an ERAM writing signal |
| $\begin{gathered} 29 \text { to } 31,33, \\ 97,98, \\ 100 \text { to } 102, \\ 158 \text { to } 162, \\ 212,213 \end{gathered}$ | $\begin{aligned} & \mathrm{ED} \\ & \text { [15:0] } \end{aligned}$ | 16 | I/O | - | Pull up | External data bus I/O pins |
| $\begin{gathered} 22 \text { to } 26,28, \\ 92,94 \text { to } 96, \\ 154,155,157, \\ 207,209,210 \end{gathered}$ | $\begin{aligned} & \text { EA } \\ & \text { [15:0] } \end{aligned}$ | 16 | 0 | - | - | Output for the ERAM address |
| 241 to 256 | VD | - | - | - | - | Power supply for the digital circuit (3.3 V, input) |
| $\begin{aligned} & 122,194,196, \\ & 199,202,204, \\ & 206,208,211, \\ & 214,216,218, \\ & 220,223,226, \\ & 228,230,232, \\ & 235,238,240 \end{aligned}$ | VS | - | - | - | - | GND (input) for the digital circuit |
| $17,18,27,32$, <br> $34,38,40$, <br> 45 to $48,53,54$, <br> 84,86 to 88,93, <br> $99,112,113$, <br> 117,119 to 121, <br> $139,149,150$, <br> $153,156,164$, <br> $169,171,178$, <br> $179,195,200$, <br> $224,225,227$ | N.C. | - | - | - | - | Pins not connected |

## MB86330

## HANDLING DEVICES

## 1. Take Care So that the Maximum Rated Value Is Not Exceeded. (Preventing Latchup)

Latchup may occur on CMOS ICs if voltage higher than VD or lower than VS is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between VD and VS.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 4. Treatment of Pins Connected to Pull-up/Pull-down Resistors

With neither a pull-up resistor nor a pull-down resistor connected, the pin state is determined depending on the input level that reflects an internal resistor. When controlling the pin state, however, connect a pull-up or pulldown resistor.

## MB86330

## BLOCK DIAGRAM

DSP core


## MB86330

## DESCRIPTION OF BLOCK FUNCTIONS

- Clock generator (CLOCK Gen.)

Generates a clock required for the DSP to control a system clock stop in the waste state and an entire clock stop for sleeping.

- Interrupt controller

Controls an INT interrupt, an overflow interrupt, and a DMA interrupt.

- Controller

Generates a program address and decodes an instruction to control the entire DSP.

## - Address generator

Generates an address required for memory access. It supports a circular addressing function to control the DMA access pointer and the stack pointer.

- Data operation section

Performs data operations such as product addition, arithmetic operations (multiplication, division, addition and subtraction), logic operations, and shift operations.

## - Bus interface

Controls access to the memory space including instruction reading, data memory access and mapped I/O access.

## - ARAM/BRAM

This is a data memory for data operations. A and B use different banks, enabling double transfer without a wait. (ARAM $=4$ kwords, BRAM $=4$ kwords)

- TRAM (Table data memory)

Sets table data required for applications.

- Instruction memory

Sets program data.

- Mapped I/O

Supports a macro valid for applications
Serial I/O: Two serial ports for transmitting CODEC data.
One serial input 1 system for setting operating mode (SMODE)

## MEMORY SPACE

## - Configuration of the memory space

The memory space consists of a data memory space and an instruction memory space. The I/O, ARAM, BRAM, TABLE, and ERAM (external memory) areas are allocated in the data memory space, while the instruction memory is allocated in the program memory space. The I/O, TABLE, ERAM (external memory), ARAM and BRAM areas in the data memory space are, however, assigned a particular data bus. The memory for any two areas can, therefore, be accessed concurrently during one cycle. What memory is accessed is determined automatically by an address value.

Addresses allocated for the memories, and their maximum size are determined as follows. Select a memory size to be allocated in this range.

- Memory space mode

You can select a method for allocating the data memory space and the program memory space by operating mode. Determine operating mode by mode pins (MOD2, MOD1 and MOD0) as follows.

| MOD2 | MOD1 | MODO | Operating mode |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Single chip mode |
| Other than above |  |  | Disabled |

- Memory map for single chip mode

The program for single chip mode (MOD2: $0=$ " 000 ") is operated by the internal program RAM (which externally downloads a program). Five areas for I/O, ARAM, BRAM, TABLE and ERAM are allocated on the data memory space, with the instruction memory allocated on a program memory space completely different from the data memory space. Although the instruction memory can have an independent address space for 64 kwords, therefore, you cannot access data in the instruction memory using a program.


## MEMORY MAP FOR BOOT STRAP



The ERAM area is used by the DSP to access the data memory space. Because the ERAM area ranges from 8000 H to FFFFн, however, PAGE is created in units of 32 kwords. PAGE is selected automatically.

## MB86330

## BASIC PIPELINE OPERATION

The DSP splits the contents of processing in one cycle to increase the number of pipeline sectors for high-speed operation. For operations using product adders such as product addition and multiplication, and for operations using 40-bit adders such as 40-bit addition, the processing latency is two cycles.

| Pipeline phase |  |  |  |  | EX2 | $\}$ | PC: Program fetch cycle DE1: Decode 1st. cycle DE2: Decode 2nd. cycle EX1: Execute 1st. cycle EX2: Execute 2nd. cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PC | DE1 | DE2 | EX1 |  |  |  |
| Operation (latency 1) | PC | dec1 | $\begin{gathered} \mathrm{adr} \\ \mathrm{dec} 2 \end{gathered}$ | ALU1 |  | $\{$ |  |
| Operation (latency 2) | PC | dec1 | $\begin{gathered} \text { adr } \\ \mathrm{dec} 2 \end{gathered}$ | ALU2 |  |  | dec1: 1st. decoding <br> dec2: 2nd. decoding <br> adr: Address generation <br> [adr] Address maintenance <br> ALU: Operation <br> R: Reading <br> W: Writing |
| Transfer (Reg-Reg R/W) | PC | dec1 | $\begin{gathered} \mathrm{adr} \\ \mathrm{dec} 2 \end{gathered}$ | R/W |  |  |  |
| Transfer (Mem Read) | PC | dec1 | $\begin{gathered} \mathrm{adr} \\ \mathrm{dec} 2 \end{gathered}$ | R |  |  |  |
| Transfer (Mem Write) | PC | dec1 | $\begin{gathered} \text { adr } \\ \mathrm{dec} 2 \end{gathered}$ | [adr] | W |  |  |

## PRODUCT ADDITION

For product addition and multiplication, the latency is two cycles. Because it is provided with a dual product adder (MAC) for alternate processing every cycle, however, the DSP can process $n$ successive product addition (multiplication) steps in $(n+1)$ cycles.


## MB86330

## REGISTER TABLE


(Continued)
(Continued)

| Register name | $\begin{gathered} \text { Bit } \\ \text { length } \end{gathered}$ | Register type | Initial value <br> Undefined | Register configuration |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BP | 16 | Base pointer | Undefined | bit 15 bit 0 |  |
| BV | 16 | Circular register |  |  |  |
| MD | 16 | Modulo register |  |  | bit 15 bit 0 |
| RPC | 16 | Repeat counter 1 |  | BP | ST |
| RPC2 | 16 | Repeat counter 2 |  | BV | bit $15 \quad$ bit 0 |
|  |  | DO start address |  | MD | MODE |
| DOSTR | 16 | register |  | RPC | DRF |
|  |  | DO end address |  | RPC2 | bit 5 bit 0 |
| DOEND | 16 | register |  | DOSTR | SFT |
| LC0 | 16 | Loop counter |  | DOEND |  |
| LC1 | 16 | Loop counter |  | LC0 |  |
| SFT | 6 | Shift register |  | LC1 |  |
| SFTV | 16 | Shift register |  | bit 15 bit 0 |  |
| ST | 16 | Status register | 000000008 | SFTV |  |
| MODE | 16 | Mode register | 00000000 |  |  |
| DRF | 16 | Flag holding register |  |  |  |
| DMAC0 | 16 | DMA counter | Undefined |  |  |
| DMAC1 | 16 | DMA counter |  | bit 15 bit 0 | bit 15 bit 0 |
| DMAC2 | 16 | DMA counter |  | PC | DMAC0 |
| DMAC3 | 16 | DMA counter |  | SP | DMAC1 |
| PC | 16 | Program counter | FFFD |  | DMAC2 |
| SP | 16 | Stack pointer | Undefined |  | DMAC3 |

## MB86330

## REGISTERS

- Data registers (A0, A1, B0 and B1)

Each of the data registers consists of four words ( 16 bits). They can be used as four word-length registers (16 bits) and two long-word registers ( 32 bits) to execute various arithmetic operation instructions, logic operation instructions, and transfer instructions.

## - Accumulators (C0 to C1, and D0 to D2)

The accumulators can be linked as two 40 -bit registers (CX and DX) to execute various arithmetic operation instructions, logic operation instructions, and transfer instructions. The 40-bit length registers (CX and DX) can be specified as destinations for product addition instructions. Four 16-bit length accumulators (C0, C1, D0 and D1), and two 8-bit length accumulators (C2 and D2) are supported.

- Address registers (X0 to X7)

Eight 16-bit address registers are supported. An address register is used to specify an operand address for transfer. Immediate values ( 1 to - 2 ) or the address update registers ( Y 0 and Y 1 ) can be used to update address registers. They can also be updated automatically by transfer.

## - Address update registers (Y0 and Y1)

Two 16-bit address update registers are supported. The address update registers are used to update address registers during addressing.

## - Base pointer (BP)

The base pointer consists of 16 bits. The contents of the base pointer plus a 7 -bit immediate value are generated as the address value during direct 7 -bit length addressing.

## - Circular register (BV)

The circular register, which consists of 16 bits, provides an offset value for circular addressing.

## - Modulo register (MD)

The modulo register, which consists of 16 bits, is used to specify an addressing range for circular addressing.

## - Repeat counter (RPC)

The repeat counter, which consists of 16 bits, is used to specify the number of times the REP/DO instruction is repeated. During execution of the repeat instruction, the repeat counter is decremented by one every repeat operation cycle.

- Repeat counter 2 (RPC2)

Repeat counter 2, which consists of 16 bits, is used to specify the number of times the REP2 instruction is repeated. During execution of the repeat 2 instruction, repeat counter 2 is decremented by one every repeat operation cycle.

- DO address registers (DOSTR and DOEND)

These registers maintain a loop start address (DOSTR)/end address (DOEND) for the DO instruction. They can process only PUSH/POP.

## - Loop counters (LC0 and LC1)

Each of the loop counters consists of 16 bits. They store the number of times repetition is made in a specified address range.

## (Continued)

## - Shift register (SFT)

The SFT register consists of signed 6 bits. This shift value storage register stores the number of bits shifted during execution of the shift instruction.

## - Shift register (SFTV)

The SFTV register, which consists of 16 bits, is used to store the results of CMLT and CMGT instruction.

## - Status register (ST)

The status register, which consists of 16 bits, is assigned bits for storing information about results of operations (carry and overflow) and for setting operating mode.

- Mode register (MODE)

This register is used to specify modes of operations and transfer, and interrupts.

## - Flag holding register (DRF)

This register holds flags for the DO, REP and REP2 instructions. It can process only PUSH/POP. This register is cleared by the PUSH instruction.

- DMA counters (DMAC0 to DMAC3)

When a DMA interrupt occurs, this register stores the address of the data transfer source or the data transfer destination.

- Program counter (PC)

The program counter, which consists of 16 bits, points to the memory address that stores an instruction code to be executed by the CPU. While it is updated automatically by instruction execution, the program counter can be rewritten by a conditional branch, a subroutine call instruction, an interrupt, and a reset. Executing the repeat instruction stops a program counter update.

## - Stack pointer (SP)

The stack pointer, which consists of 16 bits, stores addresses for saving and transferring the contents of registers upon execution of the $\mathrm{PUSH} / \mathrm{POP}$ instruction, the subroutine call instruction, or an interrupt.

## MB86330

## DETAILED DESCRIPTION OF SPECIAL REGISTERS

## (1) Status Register

| bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IT | OV3 | OV1 | INT2 | INT1 | INT0 | MDMA | CP | RND | ITG | V3 | V2 | V1 | N | Z | C |


| Bit abbreviation | Bit name | Description |
| :---: | :--- | :--- |
| C | Carry flag | Set when carry occurs as a result of operation execution. <br> Reset when no carry occurs. <br> Not changed by transfer instruction execution. |
| Z | Zero flag | Set when the operation result is 0. <br> Reset when the operation result is not 0. <br> Not changed by transfer instruction execution. |
| N | Negative flag | Set when the operation result is smaller than 0. <br> Reset when the operation result is equal to or greater than 0. <br> Not changed by transfer instruction execution. |
| V1 | Overflow flag 1 | Set when the operation result overflows. <br> Reset when the operation result does not overflow. <br> Not changed by transfer instruction execution. |
| V2 | Overflow flag 2 | Set when the operation result overflows. <br> Set V2 is reset only by hardware or by ST programming by the <br> transfer instruction. <br> Not changed by transfer instruction execution. |
| V3 | Overflow flag 3 | Set when the operation result of an instruction stored in CX or DX <br> cannot be expressed by 32 bits (but by 40 bits). <br> Reset when the operation result can be expressed by 32 bits. |
| ITG | Operating mode <br> specification flag | Specify this when executing multiplication in integral mode. <br> RND <br> Rounding mode setupUsed to set ON/OFF of rounding processing when data is <br> transferred from a register consisting of 32 or more bits to a 16-bit <br> register. |
| CP | Clip flag | Used to specify whether the operation result is to be clipped <br> when overflow occurs during the operation. |
| MDMA | DMA enable flag | Enables a DMA interrupt. (0: Disabled) |
| INT0 | Interrupt enable flag | INT0 (SMODE) interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT1 | Interrupt enable flag | INT1 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT2 | Interrupt enable flag | INT2 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| OV1 | V1 interrupt enable flag | Operation overflow interrupt enable flag. An interrupt is generated <br> when V1 is set. <br> 0: An interrupt is disabled. 1: An interrupt is enabled. |
| Interrupt enable flag | OV1, OV3 and INT0 to INT7 interrupt enable flag <br> 0: An interrupt is disabled. 1: An interrupt is enabled. |  |
| O: interrupt enable flag | Operation overflow interrupt enable flag. An interrupt is generated <br> when V3 is set. |  |
| In interrupt is disabled. 1: An interrupt is enabled. |  |  |

## (2) Mode Register

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INT7 | INT6 | INT5 | INT4 | INT3 | - | NCT | NOG |


| Bit abbreviation | Bit name | Description |
| :---: | :--- | :--- |
| NOG | Operating mode <br> specification | 0: Ordinary mode <br> The guard bit is used. <br> 1: NOG mode <br> No guard bit is used. |
| NCT | Transferred data <br> clipping specification | 0: Transferred data is clipped. <br> 1: Transferred data is not clipped. |
| - | Indeterminate | Reserved |
| INT3 | Interrupt enable flag | INT3 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT4 | Interrupt enable flag | INT4 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT5 | Interrupt enable flag | INT5 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT6 | Interrupt enable flag | INT6 interrupt enable flag <br> 0: Disabled, 1: Enabled |
| INT7 | Interrupt enable flag | INT7 interrupt enable flag <br> 0: Disabled, 1: Enabled |

## MB86330

(3) DRF Register

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REPF23 | REPF22 | REPF21 | REPF13 | REPF12 | REPF11 | DOF1 | DOF2 |


| Bit abbreviation | Bit name | Description |
| :---: | :---: | :---: |
| DOF2 | DO flag 2 | Internal operation status holding flag. Only PUSH and POP are available. Cleared by the PUSH instruction. |
| DOF1 | DO flag 1 |  |
| REPF11 | REP1 flag 1 |  |
| REPF12 | REP1 flag 2 |  |
| REPF13 | REP1 flag 3 |  |
| REPF21 | REP2 flag 1 |  |
| REPF22 | REP2 flag 2 |  |
| REPF23 | REP2 flag 3 |  |

## ADDRESSING

- Types of addressing

When reading/writing data from/to the memory, you can use a direct addressing method for specifying a 16-bit length address space with an immediate value, and an indirect addressing method for referencing that space by an address register. The DSP supports eight address registers, two update registers, the base pointer, the circular register, and the modulo register for addressing.

## - Addressing classification

Three indirect addressing means (AD0 to AD2) by address registers can be used to transfer a register value to a memory, data from a memory to a register, and data between memories. The available addressing means is determined depending on the type of a register for data transfer, double transfer and transfer accompanied by an operation. All addressing is performed in units of words.

## MB86330

- Addressing modes

| Mode |  | Mnemonic | Effective address | Register update | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Direct addressing |  | (imm16) | imm16 | Not updated | 16-bit direct addressing |
|  | AD0 | $\begin{gathered} (X k++1) \\ (X k++0) \\ (X k--1) \\ (X k++Y 0) \end{gathered}$ | $\begin{aligned} & \mathrm{Xk} \\ & \text { Xk } \\ & \text { Xk } \\ & \text { Xk } \end{aligned}$ | $+1$ <br> Not updated $\begin{aligned} & -1 \\ & \text { YO } \end{aligned}$ | Xk can be assigned X0, $\mathrm{X} 1, \mathrm{X} 2$ and X 3 . |
|  | AD1 | $\begin{aligned} & (\mathrm{Xm}++3) \\ & (\mathrm{Xm}++2) \\ & (\mathrm{Xm}++1) \\ & (\mathrm{Xm}++0) \\ & (\mathrm{Xm}--1) \\ & (\mathrm{Xm}--2) \\ & (\mathrm{Xm}--3) \\ & (\mathrm{Xm}++\mathrm{Y} 1) \end{aligned}$ | Xm <br> Xm <br> Xm <br> Xm <br> Xm <br> Xm <br> Xm <br> Xm | $\begin{aligned} & +3 \\ & +2 \\ & +1 \end{aligned}$ <br> Not updated $\begin{aligned} & -1 \\ & -2 \\ & -3 \\ & \mathrm{Y} 1 \end{aligned}$ | Xm can be assigned X 4 , X5 and X6. |
|  |  | $\begin{aligned} & {[\mathrm{BV}+\mathrm{X} 7++3]} \\ & {[\mathrm{BV}+\mathrm{X} 7++2]} \\ & {[\mathrm{BV}+\mathrm{X} 7++1]} \\ & {[\mathrm{BV}+\mathrm{X} 7++0]} \\ & {[\mathrm{BV}+\mathrm{X} 7--1]} \\ & {[\mathrm{BV}+\mathrm{X} 7--2]} \\ & {[\mathrm{BV}+\mathrm{X} 7--3]} \\ & {[\mathrm{BV}+\mathrm{X} 7++\mathrm{Y} 1]} \end{aligned}$ | $\begin{aligned} & \mathrm{BV}+X 7 \\ & B V+X 7 \\ & B V+X 7 \\ & B V+X 7 \\ & B V+X 7 \\ & B V+X 7 \\ & B V+X 7 \\ & B V+X 7 \end{aligned}$ | $\begin{aligned} & +3 \\ & +2 \\ & +1 \end{aligned}$ <br> Not updated $\begin{aligned} & -1 \\ & -2 \\ & -3 \\ & \mathrm{Y} 1 \end{aligned}$ | For circular addressing, only X7 can be used. |
|  | AD2 | $\begin{gathered} (\mathrm{BP}+\mathrm{disp} 7) \\ (\mathrm{Xn}++2) \\ (\mathrm{Xn}++1) \\ (\mathrm{Xn}++0) \\ (\mathrm{Xn}--1) \\ (\mathrm{Xn}--2) \\ (\mathrm{Xn}--3) \\ (\mathrm{Xn}++\mathrm{Y0}) \\ (\mathrm{Xn}++\mathrm{Y} 1) \\ {[\mathrm{BV}+\mathrm{Xn}++2]} \\ {[\mathrm{BV}+\mathrm{Xn}++1]} \\ {[\mathrm{BV}+\mathrm{Xn}++0]} \\ {[\mathrm{BV}+\mathrm{Xn}--1]} \\ {[\mathrm{BV}+\mathrm{Xn}--2]} \\ {[\mathrm{BV}+\mathrm{Xn}--3]} \\ {[\mathrm{BV}+\mathrm{Xn}++\mathrm{Y0}]} \\ {[\mathrm{BV}+X n++\mathrm{Y} 1]} \end{gathered}$ | $\begin{gathered} \mathrm{BP}+\text { disp7 } \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \\ \mathrm{BV}+\mathrm{Xn} \end{gathered}$ | Not updated +2 +1 Not updated -1 -2 -3 Y0 Y 1 +2 +1 Not updated -1 -2 -3 Y 0 Y 1 | Xn can be assigned XO , X1, X2, X3, X4, X5, X6 and X 7 . disp7 is signed 7 bits. |

[ ] : Indicates circular addressing.
AD0 : For "AD0," you cannot specify circular addressing.
AD1: For "AD1," circular addressing mode is set automatically when "X7" is selected as the address register. With " 0 " set in the "MD" and "BV" registers, the same operation as ordinary addressing is performed even if "X7" is selected as the address register.

AD2 : disp7 in "AD2" is signed 7 bits.

## MB86330

## BASIC CONFIGURATION OF THE DATA OPERATION SECTION

## 1. Data Format

Integral type and fixed-point data can be handled regardless of whether the data is signed or unsigned. For signed data, the most significant bit indicates a sign. A number of 1 indicates negative data, which is expressed by 2's complement. The decimal point for fixed-point type data is located between the sign bit (bit 14) and its right bit (bit 15). When the accumulator value resulting from execution of a multiplication instruction is transferred to a 16 -bit length register or memory, the decimal point is returned to the original position (between bits 14 and 15).

## - Fixed-point type, signed data



- Fixed-point type, unsigned data

- Integral-type, signed data

- Integral-type, unsigned data


Since a value is handled in 2's complement format for addition and subtraction, no distinction is made in the result of an operation by the above four data format. Since, for multiplication, the result of an operation varies with whether data is signed or unsigned, three combinations of "signed data x signed data," "signed data $\times$ unsigned data," and "unsigned data $\times$ unsigned data" exist for multiplication instructions.

For the fixed-point type and the integral type, the result of multiplication varies with the decimal point position. When fixed-point type data is multiplied, the result of the operation is stored into the accumulator with one bit shifted to the left in comparison with integral type data. The "ITG" bit in the status register is used to switch between the fixed-point type and the integral type. With this bit set at 0 , an operation is executed in the fixedpoint type format.

## MB86330

## 2. Multiplication in Fixed-point Type Mode

With the "ITG" bit in the status register set at 0, fixed-point type mode is set up, and multiplication is executed in the following format. You can use ordinary mode and NOG mode in which the guard bit is not used.

## (1) Ordinary Mode

## - Fixed-point type multiplication (signed data $\times$ signed data)

31 bits of the result of a signed operation are stored into bits 1 to 31 in the accumulator shifted to the left by one bit. " 0 " is set to bit 0 , with the same value as at bit 31 set to bits 32 to 39 .


- Fixed-point type multiplication (signed data $\times$ unsigned data)

32 bits of the result of a signed operation are stored into bits 1 to 32 in the accumulator shifted to the left by one bit. " 0 " is set to bit 0 , with the same value as at bit 32 set to bits 33 to 39 .


- Fixed-point type multiplication (unsigned data $\times$ unsigned data)

32 bits of the result of an unsigned operation are stored into bits 1 to 32 in the accumulator shifted to the left by one bit. " 0 " is set to bit 0 , and bits 33 to 39 .


## MB86330

## (2) NOG Mode

In this mode, the CX and DX registers are handled as a 32-bit accumulator in which detected overflow is clipped.

- Fixed-point type multiplication (signed data $x$ signed data)

31 bits of the result of a signed operation are stored into bits 1 to 31 in the accumulator shifted to the left by one bit. " 0 " is set at bit 0 .


## MB86330

## INTERRUPT

A software interrupt and a hardware interrupt are available. Interrupts are assigned specified types of priority. When interrupts occur concurrently, an interrupt with higher priority is executed earlier.

| Priority | Soft/hard | Interrupt type | Interrupt branch destination | Cause of an interrupt |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Hard | RST | 0xFFFE | Hardware reset External reset signal input |
| 2 | Hard | BREAK | 0×0002* | Setup of emulator operation mode External break signal input |
|  | Soft | TRAP |  | Setup of emulator operation mode Software (TRAP instruction) |
| 3 | Soft | V1 | 0xFFFC | Occurrence of arithmetic operation overflow (V1) |
| 4 |  | V3 | 0xFFFA | Occurrence of arithmetic operation overflow (V3) |
| 5 | Hard | DMA0 | - | DMA0 signal input (for data input) |
| 6 |  | DMA1 | - | DMA1 signal input (for data input) |
| 7 |  | DMA2 | - | DMA2 signal input (for data output) |
| 8 |  | DMA3 | - | DMA3 signal input (for data output) |
| 9 |  | INTO | 0xFFF8 | SDOME interrupt signal input |
| 10 |  | INT1 | 0xFFF6 | External interrupt signal input (INT1) |
| 11 |  | INT2 | 0xFFF4 | External interrupt signal input (INT2) |
| 12 |  | INT3 | 0xFFF2 | External interrupt signal input (INT3) |
| 13 |  | INT4 | 0xFFF0 | External interrupt signal input (INT4) |
| 14 |  | INT5 | 0xFFEE | External interrupt signal input (INT5) |
| 15 |  | INT6 | 0xFFEC | External interrupt signal input (INT6) |
| 16 |  | INT7 | 0xFFEA | External interrupt signal input (INT7) |

* : Memory space for a debug instruction

Notes: • Emulator operation mode is set by a hardware interrupt resulting from external break signal input and by a software interrupt by the TRAP instruction.

- Any interrupts other than a reset are disabled during downloading.


## MB86330

## INSTRUCTIONS

| Mnemonic | Operation overview |  | Flag change |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N | Z | C | V1 | V2 | V3 |
| ABS | Absolute value calculation | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | 0 | $\downarrow$ | - | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ADD | Addition | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ADD | Addition with transfer | $\begin{aligned} & \mathrm{Acc} \leftarrow \mathrm{~S} 1+\mathrm{A} 1 \\ & \mathrm{reg} \leftrightarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ADDC | Addition with carry | A0, A1, B0, B1, C0, C1, D0, D1, AX, BX, CX, DX | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ADSB | Addition and subtraction | A0, A1, B0, B1 | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | - |
| ADX | Address register addition | $\mathrm{Xn} \leftarrow \mathrm{Xn}+$ Immediate value | - | - | - | - | - | - |
| AND | Logical AND | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1 } \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
|  | Logical AND | ST | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| ASL | $\begin{aligned} & \text { MSB } \square \square \cdots \square \square \leftarrow 0 \\ & \mathrm{C} \quad, \end{aligned}$ | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ASL | $\begin{aligned} & \text { MSB } \square \square \cdots \square \square \leftarrow 0 \\ & \mathrm{C} \quad+\text { Shift with transfer } \end{aligned}$ | $C X, D X \quad$ reg $\leftrightarrow(A D 1)$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| ASR | $\mathrm{MSB} \leftarrow \square \square \cdots \square \square \rightarrow \mathrm{C}$ | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| BRcc | Conditional relative branch |  | - | - | - | - | - | - |
| CALL | Subroutine jump |  | - | - | - | - | - | - |
| CMGT | Transfer with (major) comparison conditions | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| CMLT | Transfer with (minor) comparison conditions | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| CMP | Comparison | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| DO | Block repetition | RPC/imm 10 | - | - | - | - | - | - |
| DSTP | Division support | $A X, B X, C X, D X / A 0, A 1$, B0, B1, C0, C1, D0, D1 | $\downarrow$ | $\downarrow$ | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| JPC0 | Conditional absolute branch |  | - | - | - | - | - | - |
| JPC1 | Conditional absolute branch |  | - | - | - | - | - | - |
| JUMP | Absolute branch |  | - | - | - | - | - | - |
| LSL | $C \leftarrow \square \square \cdots \square \square \square^{\prime}$ | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | - | - | - |
| LSR | $0 \rightarrow \square \square \cdots \square \square \mathrm{C}$ | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | - | - | - |

## MB86330

| Mnemonic | Operation overview |  | Flag change |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N | Z | C | V1 | V2 | V3 |
| MOV | Data transfer or duplicate transfer | Inter-register transfer <br> REG $\leftrightarrow$ REG <br> Transfer between a memory and a register <br> MEM $\leftrightarrow$ REG <br> Duplicate transfer <br> $\mathrm{B} 0 \leftarrow$ (AD0), $\mathrm{A} 1 \leftarrow(\mathrm{AD} 1)$ <br> $\mathrm{B} 0 \leftarrow(\mathrm{ADO}), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1)$ <br> Immediate value transfer to a register <br> REG $\leftarrow$ Immediate value Inter-memory transfer <br> (AD0) $\leftarrow($ AD1) | - | - | - | - | - | - |
| MOVT | Duplicate transfer to the accumulator | $\mathrm{CX}, \mathrm{DX} \leftarrow(\mathrm{AD} 1)$ | - | - | - | - | - | - |
| MRD | Signed product addition | A0, A1,B0, B1/CX, DX | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| MRD | Signed product addition with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}-\mathrm{A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{acc}-\mathrm{B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{ADO}), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| MRDS | Signed and unsigned product addition | A0, A1, B0, B1/CX, DX | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | - |
| MRDU | Unsigned and unsigned product addition | A0, A1, B0, B1/CX, DX | $\downarrow$ | $\downarrow$ | 0 | $\uparrow$ | $\uparrow$ | - |
| MSM | Signed product addition | A0, A1, B0, B1/CX, DX | $\uparrow$ | $\uparrow$ | 0 | $\uparrow$ | $\uparrow$ | $\uparrow$ |
| MSM | Signed product addition with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{AD} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| MSM | Signed product addition with transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}+(\mathrm{A} 0 \text { or } \mathrm{A} 1) \\ & \times \mathrm{A} 1 \\ & \mathrm{reg} \leftrightarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| MSMS | Signed and unsigned product addition | A0, A1, B0, B1/CX, DX | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | - |
| MSMS | Signed and unsigned product addition with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{AD} 0), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{AD} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | 0 | $\uparrow$ | $\uparrow$ | - |
| MSMU | Unsigned and unsigned product addition | A0, A1, B0, B1/CX, DX | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | - |
| MSMU | Unsigned and unsigned product addition with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{acc}+\mathrm{B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{AD} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | 0 | $\downarrow$ | $\uparrow$ | - |

(Continued)

| Mnemonic | Operation overview |  | Flag change |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N | Z | C | V1 | V2 | V3 |
| MUL | Signed multiplication | $\begin{aligned} & \hline \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1/CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | $\downarrow$ |
| MUL | Signed multiplication with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{~A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{~B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{ADO} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\uparrow$ | $\downarrow$ | - | - | - | $\uparrow$ |
| MUL | Signed multiplication with transfer | $\begin{aligned} & \text { acc } \leftarrow(\mathrm{A} 0 \text { or } \mathrm{A} 1) \times \mathrm{A} 1 \\ & \text { reg } \leftrightarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | $\downarrow$ |
| MULS | Signed and unsigned multiplication | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1/CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
| MULS | Signed and unsigned multiplication with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{~A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{~B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{AD} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
| MULU | Signed and unsigned multiplication | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1/CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
| MULU | Signed and unsigned multiplication with duplicate transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{~A} 0 \times \mathrm{A} 1 \\ & \mathrm{~A} 0 \leftarrow(\mathrm{ADO}), \mathrm{A} 1 \leftarrow(\mathrm{AD} 1) \\ & \mathrm{acc} \leftarrow \mathrm{~B} 0 \times \mathrm{B} 1 \\ & \mathrm{~B} 0 \leftarrow(\mathrm{AD} 0), \mathrm{B} 1 \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
| MV cc | Conditional transfer | Inter-register transfer $R E G \leftrightarrow R E G$ | - | - | - | - | - | - |
| NOT | Logical NOT | $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1, \mathrm{~B} 0, \mathrm{~B} 1, \mathrm{C} 0, \mathrm{C} 1 \text {, } \\ & \mathrm{D} 0, \mathrm{D} 1 \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
| NEG | 2's complement operation | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\uparrow$ | $\downarrow$ |
| NOP | None executed |  | - | - | - | - | - | - |
| OR | Logical OR | $\begin{aligned} & \mathrm{A} 0, \mathrm{~A} 1, \mathrm{~B} 0, \mathrm{~B} 1, \mathrm{C} 0, \mathrm{C} 1 \text {, } \\ & \mathrm{D} 0, \mathrm{D} 1 \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |
|  |  | ST | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
| POP | Return of a register from the stack |  | - | - | - | - | - | - |
| PUSH | Saving of a register to the stack |  | - | - | - | - | - | - |
| REGU | Auxiliary normalization operation | CX, DX | - | $\uparrow$ | - | - | - | - |
| REP | Repeated execution of the subsequent instruction | RPC/imm 10 | - | - | - | - | - | - |
| REP2 | Repeated execution of the subsequent instruction | RPC2/imm 10 | - | - | - | - | - | - |
| RET | Return from a subroutine |  | - | - | - | - | - | - |
| RET1 | Return from an interrupt routine |  | - | - | - | - | - | - |

## MB86330

(Continued)

| Mnemonic | Operation overview |  | Flag change |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | N | Z | C | V1 | V2 | V3 |
| RGLT | Auxiliary search for the minimum normalized value | CX, DX | - | $\uparrow$ | - | - | - | - |
| RVL | Reverse shift | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1 } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | - | - | - |
| SLP | Standby status |  | - | - | - | - | - | - |
| STLD | Store and load | $\begin{aligned} & (\mathrm{ADO}) \leftarrow \mathrm{A} 0, \mathrm{~A} 0 \leftarrow(\mathrm{AD} 1) \\ & (\mathrm{ADO}) \leftarrow \mathrm{A} 1, \mathrm{~A} 1 \leftarrow(\mathrm{AD1}) \\ & (\mathrm{ADO}) \leftarrow \mathrm{CX}, \mathrm{CX} \leftarrow(\mathrm{AD1}) \\ & (\mathrm{ADO}) \leftarrow \mathrm{DX}, \mathrm{DX} \leftarrow(\mathrm{AD} 1) \end{aligned}$ | - | - | - | - | - | - |
| SBAD | Subtraction and addition | A0, A1, B0, B1 | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | - |
| SUB | Subtraction | $\mathrm{A} 0, \mathrm{~A} 1, \mathrm{BO}, \mathrm{~B} 1, \mathrm{C} 0, \mathrm{C} 1$ D0, D1, AX, BX, CX, DX | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\uparrow$ | $\downarrow$ |
| SUB | Subtraction with transfer | $\begin{aligned} & \mathrm{acc} \leftarrow \mathrm{acc}-\mathrm{A} 1 \\ & \mathrm{reg} \leftarrow(\mathrm{AD} 1) \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| SUBC | Subtraction with carry | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1, AX, BX, CX, DX } \end{aligned}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |
| XOR | Exclusive logical OR | $\begin{aligned} & \text { A0, A1, B0, B1, C0, C1, } \\ & \text { D0, D1 } \end{aligned}$ | $\downarrow$ | $\downarrow$ | - | - | - | - |

[Flag indications]
$\downarrow$ : Set or reset by an operation
$\downarrow$ : Not changed or reset by an operation

- : Not changed by an operation
$\uparrow:$ Not changed or reset by an operation
0 : Reset by an operation


## BOOT

## 1. BOOT Mode

BOOT mode supports the following functions.

- Ordinary BOOT function (Booting the instruction RAM (48 kwords)/the table RAM (16 kwords))
- Simplified BOOT function (Booting some instruction RAMs)


## 2. Setting BOOT Mode

Only single chip mode is available.
(1) Command Setup

Load the ERAM area (FFEOн to FFE3н: PAGE1-0 = 11) with the following contents during booting.

- Address FFEO: Command contents 0001н to 000Вн : Reserved
$000 \mathrm{C}_{\mathrm{H}} \quad$ : Simplified booting
000Dн to 0010н : Reserved
Others : Ordinary booting
- Address FFE1: Start address

Specify the start address of a program to be booted during simplified booting.

- Address FFE2: Size

Specify the program size of a program to be booted during simplified booting.

- Address FFE3: Execution start address

Specify an execution start address after completion of simplified booting.

## (2) Ordinary BOOT function (Command $=$ other than 0001 H to 0010 H )

The ordinary BOOT function loads a full-word program (48 kwords) and table data (16 kwords), then moves execution to the user program (jump to address FFFE) or ICE (jump to address 0002).

## (3) Simplified BOOT function (Command $=000 \mathrm{C}_{\boldsymbol{H}}$ )

The Simplified BOOT function loads and executes a program of 48 k or fewer words.
It also sets loaded start address (FFE1н), the number of program words (FFE2н), and execution start address (FFE3н).

## MB86330

## 3. BOOT Timing

Performing BOOT processing requires satisfaction of the following operation.
(1) Take setup of two or more MCLK clocks from a fall rising edge.
(2) Fetch information about the BOOT pin at a fall rising edge, and the BTACT pin will be set at "H".
(3) Reset the BOOT pin at least two MCLK clocks after a fall edge observed at the BTACT pin.
(4) When the BTACT pin is changed from "H" to "L", BOOT operation is terminated.

- $\mathbf{P M}=\mathbf{0}$ (When PLL is not used)

(2)
- PM = $\mathbf{1}$ (When PLL is used)



## MB86330

## PLL

## 1. PLL operation

Performing this DSP operation using PLL requires satisfaction of the following operation.
When using PLL, set the PSTOP pin at "H" for $1 \mu \mathrm{sec}$ or more for a reset, then at "L", and wait for lockup time or more time.
(1) Take enough time for MCLK input and for lockup at the PLL operation state with PSTOP equal to "L".
(2) Hold the DSP reset state until PLL is locked. (XRST = "L")
(3) When PLL is locked, the " L " pin goes " H ".
(4) After PLL has been locked, change XRST from "L" to " H " to start DSP operation.


## 2. PLL standards

| Input clock (MHz) | Look up time ( $\mu \mathbf{s}$ ) | Remarks |
| :---: | :---: | :--- |
| 20 to 25 | 200 | When PLL is used |

## MB86330

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply voltage | Vdo | $\mathrm{V}_{\text {do }}$ - $\mathrm{V}_{\text {ss }}$ | Vss - 0.5 | 4.0 | V |  |
| Input voltage | VI | - | Vss - 0.5 | VDD +0.5 | V | Input pin |
| Output voltage | Vo | - | Vss - 0.5 | $V \mathrm{DD}+0.5$ | V | Output pin BUS pin |
| Maximum output current | Io | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | - | 14 | mA | Output drive pin (loc) 4 mA |
|  | Io | V o $=0 \mathrm{~V}$ | - | -14 | mA |  |
| Storage temperature | Tstg | - | -65 | +150 | ${ }^{\circ} \mathrm{C}$ | Ceramic package |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

( $\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}$ )

| Parameter | Symbol | Value |  |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 3.0 | 3.3 | 3.6 | V | $\mathrm{~V}_{\mathrm{DD}}$ |
| "H" level input voltage | $\mathrm{V}_{\mathrm{H}}$ | $0.65 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| "L" level output voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{SS}}$ | - | $0.25 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Ambient temperature | $\mathrm{T}_{A}$ | 0 | - | +40 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. Operating Frequency



## 4. DC Characteristics

( $\mathrm{V} D \mathrm{DD}=3.0$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Power supply voltage | Idos | Standby mode*1 | - | 50 | - | $\mu \mathrm{A}$ |
|  | IDD | Ordinary operation mode | - | 62 | - | mA |
| " H " level input voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.65 VDD | - | V DD | V |
| "L" level input voltage | VIL | - | Vss | - | 0.25 Vss | V |
| "H" level output voltage | Vон | $\mathrm{I} \mathrm{H}=-4 \mathrm{~mA}$ | Vdd - 0.5 | - | Vdo | V |
| "L" level output voltage | Vol | $\mathrm{loL}=4 \mathrm{~mA}$ | Vss | - | 0.4 | V |
| Input leakage current ${ }^{* 2}$ <br> (Tri-state pin) | lı | $\mathrm{V}_{1}=0-\mathrm{V}_{\text {D }}$ | -5 | - | 5 | $\mu \mathrm{A}$ |
|  | ILz |  | -5 | - | 5 | $\mu \mathrm{A}$ |
| Pull-up/pull-down resistor | RP | - | 25 | 50 | 200 | $\mathrm{k} \Omega$ |
| Output current (Shorting circuit) | $10^{* 3}$ | State | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | - | V o $=0 \mathrm{~V}$ | mA |
|  |  | Normal/lot $=4 \mathrm{~mA}$ | +60 | - | -60 | mA |

*1: The memory is set at the standby state with $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{dD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\text {ss }}$.
*2: With the input pin provided with a pull-up or pull-down resistor, the standard value may be exceeded.
*3: Maximum supply current at the output section, and the Vdd or Vss circuit

## MB86330

## 5. AC Characteristics

(1) ERAM Interface


Note: During a wait, the state indicated by double lines above is held for a wait cycle.
( $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$, output pin load $=50 \mathrm{pF}$ )

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| EA output delay | tdea | EA | - | - | 6.2 | ns |
| EA hold time | thea | EA | 2.6 | - | - | ns |
| XEREQ falling delay | trreq | XEREQ | - | - | 5.5 | ns |
| XEREQ rising delay | trieq | XEREQ | - | - | 4.2 | ns |
| XERD rising delay | tord | XERD | - | - | 1.0 | ns |
| XERD "L" pulse width | twrd | XERD | 5.8 | - | - | ns |
| XEWR rising delay | town | XEWR | - | - | 2.5 | ns |
| XEWR "L" pulse width | twwr | XEWR | 4.2 | - | - | ns |
| ED setup time for XERD | tsord (in) | ED | 10.3 | - | - | ns |
| ED hold time for XERD | thord (in) | ED | 1.5 | - | - | ns |
| ED delay time for XEWR | todwr (out) | ED | - | - | 8.5 | ns |
| ED hold time for XEWR | thown (out) | ED | 0.3 | - | - | ns |

(2) Serial I/O Interface

- Serial input

- Serial output

( $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$, output pin load $=50 \mathrm{pF}$ )

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Serial input clock cycle | tcycscı | SCI [1: 0] | $\geqq 500$ |  |  | ns |
| SYI signal setup time | tssti | SYI [1:0] | 2.1 | - | - | ns |
| SYI signal hold time | thsyl | SYI [1:0] | 1.4 | - |  | ns |
| SDI signal setup time | tssol | SDI [1: 0] | 1.5 | - | - | ns |
| SDI signal hold time | thsol | SDI [1: 0] | 2.0 | - | - | ns |
| Serial output clock cycle | tcrcsco | SCO [1: 0] | $\geqq 500$ |  |  | ns |
| SYO signal setup time | tssyo | SYO [1:0] | 2.2 | - | - | ns |
| SYO signal hold time | thsyo | SYO [1:0] | 1.4 | - | - | ns |
| SDO signal output delay | tosoo | SDO[1: 0] | - | - | 5.6 | ns |

(3) SMODE


| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Serial input clock cycle | tcycsmck | SMCK | $\geqq 500$ |  |  | ns |
| SMDT SMCK setup time | tssmbt | SMDT | 0.8 | - | - | ns |
| SMDT SMCK hold time | thsmot | SMDT | 1.8 | - | - | ns |
| SMEN SMCK setup time | tssmenh | SMEN | 0.6 | - | - | ns |
| SMEN SMCK hold time | thsmenh | SMEN | 0.6 | - | - | ns |
| SMEN SMCK setup time | tssmenh | SMEN | 0.6 | - | - | ns |
| SMEN SMCK hold time | thsmenin | SMEN | 0.8 | - | - | ns |

## MB86330

(4) PLL and Others

$\left(\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $\left.+40^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ST output delay | tost | ST [2:0] | - | - | 3.3 | ns |
| ST hold time | thst | ST [2:0] | 0.8 | - | - | ns |
| PAGE output delay | tdpage | PAGE [1:0] | - | - | 5.3 | ns |
| PAGE hold time | thpage | PAGE [1: 0] | 1.3 | - | - | ns |
| EA output delay for SCZC | tdeasc | EA [15:0] | - | - | 5.4 | ns |
| EA hold time for SCZC | theasc | EA [15:0] | 2.2 | - | - | ns |
| EA output delay for SCZC | toscksc | SCKOUT | - | - | 3.2 | ns |
| EA hold time for SCZC | thscksc | SCKOUT | 1.1 | - | - | ns |

(5) MCLK, XRST

( $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| MCLK cycle (when PLL is used) | foyc | MCLK | 20 | - | 25 | MHz | * |
| MCLK cycle (when PLL is not used) | foyc | MCLK | - | - | 160 | MHz | * |

* : Input the MCLK cycle value so that the MCLK duty-cycle becomes $50 \% \pm 5 \%$.

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| XRST " $L$ " pulse width | tPwRST | XRST | 10tcrc* | - | - | ns |

*: $\mathrm{tcyc}=1 / \mathrm{fcyc}$

## MB86330

- ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :---: | :---: |
| MB86330CR-ES | 256-pin Ceramic PGA <br> (PGA-256C-A03) |  |

## PACKAGE DIMENSIONS



## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am- 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

