# Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs 

## General Description

The MAX520/MAX521 are quad/octal, 8-bit voltage-output digital-to-analog converters (DACs) with simple 2-wire serial interfaces that allow communication between multiple devices. They operate from a single +5 V supply and their reference input range includes both supply rails.
The MAX521 includes rail-to-rail output buffer amplifiers for reduced system size and component count when driving loads. The MAX520's unbuffered voltage outputs reduce the device's total supply current to $4 \mu \mathrm{~A}$ and provide increased accuracy at low output currents.
The MAX520/MAX521 feature a serial interface and internal software protocol, allowing communication at data rates up to 400 kbps . The interface, combined with the doublebuffered input configuration, allows the DAC registers to be updated individually or simultaneously. In addition, the devices can be put into a low-power shutdown mode that reduces supply current to $4 \mu \mathrm{~A}$. Power-on reset ensures the DAC outputs are at OV when power is initially applied.
The MAX520 is available in 16-pin DIP and wide SO packages, as well as a space-saving 20-pin SSOP. The MAX521 comes in 20-pin DIP and 24-pin SO packages, as well as a space-saving 24-pin SSOP.

Applic ations
Minimum Component Analog Systems
Digital Offset/Gain Adjustment
Industrial Process Control
Automatic Test Equipment
Programmable Attenuators
Pin Configurations

TOP VIEN


Pin Configurations continued at end of data sheet.

Features

- Single +5 V Supply
- Simple 2-Wire Serial Interface
- $I^{2} \mathrm{C}$ Compatible
- Outputs Swing Rail to Rail:

Unbuffered Outputs (MAX520)
Buffered Outputs (MAX521)

- 1\%-Accurate Trimmed Output Resistance (MAX520A)
- Ultra-Low 4 4 A Supply Current (MAX520)
- Individual DACs Have Separate Reference Inputs
- Power-On Reset Clears All Latches
- 4 4 A Power-Down Mode

Ordering Information

| PART $^{\dagger}$ | TEMP. RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :--- | :---: | :--- | :---: |
| MAX520ACPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | 1 |
| MAX520BCPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | 1 |
| MAX520ACWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | 1 |
| MAX520BCWE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | 1 |

Ordering Information continued at end of data sheet.
$\dagger$ MAX520 "A" grade parts include a 1\%-accurate, factory-trimmed output resistance.

Functional Diagrams


Functional Diagrams continued at end of data sheet.

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

## ABSOLUTE MAXIMUM RATINGS

|  | VDD to DGND ...................................................-0.3V to +6V |
| :---: | :---: |
|  | VDD to AGND...................................................-0.3V to +6V |
|  | OUT_.................................................-0.3V to (VDD + 0.3V) |
|  | REF ${ }^{-\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3 V ~ t o ~(V D D ~}+0.3 \mathrm{~V}$ ) |
|  | AD0, AD1, AD2....................................-0.3V to (VDD + 0.3V) |
|  | SCL, SDA to DGND ...........................................-0.3V to +6V |
|  | AGND to DGND.............................................-0.3V to +0.3V |
|  | Maximum Current into Any Pin...................................... 50 mA |
|  | Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |
|  | 16-Pin Plastic DIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )... 842 mW |
|  | 20-Pin Plastic DIP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . .889 \mathrm{~mW}$ |


| -Pin Wide SO (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 762 mW -Pin Wide SO (derate $11.76 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . .941 \mathrm{~mW}$ |
| :---: |
| 20-Pin SSOP (derate $8.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )....... .640 mW |
| 24-Pin SSOP (derate $8.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . . . . . . .640 \mathrm{~mW}$ |
| 16-Pin CERDIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots .800 \mathrm{~mW}$ |
| 20-Pin CERDIP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . .889 \mathrm{~mW}$ |
| Operating Temperature Ranges |
| MAX520_C__MAX521_C__......................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX520_E_/MAX521_E__ ........................ $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX520_MJE/MAX521BMJP .....................-55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range ......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10sec) .......................... $300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F}=4 V, R_{L}=\infty(M A X 520), R_{L}=10 \mathrm{k} \Omega\right.$ (MAX521), $C_{L}=0 p F(M A X 520), C_{L}=100 \mathrm{pF}(M A X 521), T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  |  | 8 |  | Bits |
| Total Unadjusted Error | TUE |  | MAX520_ |  | $\pm 1$ | LSB |
|  |  |  | MAX521A |  | $\pm 1.5$ |  |
|  |  |  | MAX521B |  | $\pm 2$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1.0$ | LSB |
| Zero-Code Error | ZCE | Code $=00$ hex | MAX520_ |  | 8 | mV |
|  |  |  | MAX521_C |  | 18 |  |
|  |  |  | MAX521_E |  | 20 |  |
|  |  |  | MAX521BM |  | 20 |  |
| Zero-Code-Error Supply Rejection |  | Code $=00$ hex |  |  | $\pm 1$ | mV |
| Zero-Code-Error Temperature Coefficient |  | Code $=00$ hex |  |  | $\pm 10$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code $=$ FF hex | MAX520_ |  | 8 | mV |
|  |  |  | MAX521_C |  | 18 |  |
|  |  |  | MAX521_E |  | 20 |  |
|  |  |  | MAX521BM |  | 20 |  |
| Full-Scale-Error Supply Rejection |  | Code = FF hex, VDD $=5 \mathrm{~V} \pm 10 \%$ |  | $\pm 1$ |  | mV |
| Full-Scale-Error Temperature Coefficient |  |  |  |  | $\pm 10$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F}=4 \mathrm{~V}, R_{L}=\infty(\right.$ MAX520 $), R_{L}=10 \mathrm{k} \Omega$ (MAX521), $C_{L}=0 p F(M A X 520), C_{L}=100 \mathrm{pF}(M A X 521), T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$ )


## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

ELECTRICAL CHARACTERISTICS (continued)
$\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F}=4 \mathrm{~V}, R_{L}=\infty(M A X 520), R_{L}=10 k \Omega(M A X 521), C_{L}=0 p F(M A X 520), C_{L}=100 \mathrm{pF}(M A X 521), T_{A}=T_{M I N}\right.$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |
| Voltage Output Slew Rate |  | Positive and negative | MAX521_C |  | 1.0 |  | V/ $/ \mathrm{s}$ |
|  |  |  | MAX521_E |  | 0.7 |  |  |
|  |  |  | MAX521BM |  | 0.5 |  |  |
| Output Settling Time |  | MAX520, to 1/2LSB, no load |  |  | 2 |  | $\mu \mathrm{s}$ |
|  |  | MAX521, to $1 / 2 L S B, 10 k \Omega$ and 100pF load (Note 7) |  | 6 |  |  |  |
| Digital Feedthrough |  | Code = 00 hex, all digital inputs from OV to VDD |  | 5 |  |  | nV -s |
| Digital-Analog Glitch Impulse |  | Code 128 to 127 |  | 12 |  |  | nV-s |
| Signal to Noise + Distortion Ratio | SINAD | $\begin{aligned} & \mathrm{V}_{\text {REF- }}=4 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \text {, } \\ & \text { code }=\mathrm{FF} \text { hex } \end{aligned}$ |  | 87 |  |  | dB |
| Multiplying Bandwidth |  | $\mathrm{V}_{\text {REF_ }}=4 \mathrm{Vp}-\mathrm{p}, 3 \mathrm{~dB}$ bandwidth |  | 1 |  |  | MHz |
| Wideband Amplifier Noise |  | MAX521_ |  | 60 |  |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Supply Voltage | VDD |  |  | 4.5 |  | 5.5 | V |
| Supply Current | IDD | Operating mode, output unloaded, all digital inputs 0 V or $\mathrm{V}_{\mathrm{DD}}$ | MAX520_ |  | 4 | 20 | $\mu \mathrm{A}$ |
|  |  |  | MAX521_C |  | 10 | 20 | mA |
|  |  |  | MAX521_E/BM |  | 10 | 24 |  |
|  |  | Power-down mode (PD = 1) |  |  | 4 | 20 | $\mu \mathrm{A}$ |

Note 1: Input resistance is code dependent. The lowest input resistance occurs at code = 55 hex.
Note 2: Input capacitance is code dependent. The highest input capacitance occurs at code $=F F$ hex.
Note 3: VREF_ = 4Vp-p, 10kHz. Channel-to-channel isolation is measured by setting the code of one DAC to FF hex and setting the code of all other DACs to 00 hex.
Note 4: $\mathrm{V}_{\text {REF }}=4 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{kHz}, \mathrm{DAC}$ code $=00$ hex.
Note 5: Guaranteed by design.
Note 6: ${ }^{1} 2 \mathrm{C}$-compatible mode.
Note 7: Output settling time is measured by taking the code from 00 hex to FF hex, and from FF hex to 00 hex.

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

## TIMING CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock Frequency | fSCL |  | 0 | 400 | kHz |
| Bus Free Time Between a STOP and a START Condition | tBUF |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold Time, (Repeated) Start Condition | thD, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Low Period of the SCL Clock | tLow |  | 1.3 |  | $\mu \mathrm{s}$ |
| High Period of the SCL Clock | tHIGH |  | 0.6 |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition | tSU, STA |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD, DAT | (Note 8) | 0 | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tsu, DAT |  | 100 |  | ns |
| Rise Time of Both SDA and SCL Signals, Receiving | tR | (Note 9) | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| Fall Time of Both SDA and SCL Signals, Receiving | tF | (Note 9) | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| Fall Time of SDA Transmitting (Note 6) | $\mathrm{t}_{\mathrm{F}}$ | ISINK $\leq 6 \mathrm{~mA}$ (Note 9) | $20+0.1 \mathrm{Cb}$ | 250 | ns |
| Setup Time for STOP Condition | tsu, STO |  | 0.6 |  | $\mu \mathrm{s}$ |
| Capacitive Load for Each Bus Line | Cb |  |  | 400 | pF |
| Pulse Width of Spike Suppressed | tSP | (Notes 10, 11) | 0 | 50 | ns |

Note 8: A master device must provide a hold time of at least 300ns for the SDA signal (referred to $\mathrm{V}_{\mathrm{IL}}$ of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
Note 9: $\mathrm{Cb}=$ total capacitance of one bus line in pF . tr and tf measured between $0.3 \mathrm{~V}_{\mathrm{DD}}$ and 0.7 V DD.
Note 10: An input filter on the SDA and SCL input suppresses noise spikes less than 50ns.
Note 11: Guaranteed by design.
( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, DAC outputs unloaded, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right.$, DAC outputs unloaded, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

MAX520
POSITIVE SETTLING TIME

$1 \mu \mathrm{~s} / \mathrm{div}$
OUT2 $=$ NO LOAD, REF2 $=4 \mathrm{~V}$,
DAC CODE $=00$ HEX to FF HEX

M AX520
WORST-CASE 1LSB DIGITAL STEP CHANGE (CAPACITIVE LOAD < 5pF)


REF2 $=4 \mathrm{~V}, \mathrm{DAC}$ CODE $=7 \mathrm{~F}$ HEX to 80 HEX

MAX520
NEGATIVE SETTLING TIME


MAX520
WORST-CASE 1LSB DIGITAL STEP CHANGE
(CAPACITIVE LOAD $=25 \mathrm{pF}$ )


REF2 $=4 \mathrm{~V}$, DAC CODE $=7 \mathrm{FHEX}$ to 80 HEX

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{DAC}\right.$ outputs unloaded, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right.$, DAC outputs unloaded, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
MAX521
WORST-CASE 1LSB DIGITAL STEP CHANGE


REF1 $=5 \mathrm{~V}$, DAC CODE $=80$ HEX to 7 FHEX


REFERENCE FEEDTHROUGH AT 10kHz

$\mathrm{A}=\mathrm{REF} 1,1 \mathrm{~V} / \mathrm{div}$ (4VP-p)
B = OUT1, $50 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
FILTER PASSBAND $=1 \mathrm{kHz}$ to 100 kHz, DAC CODE $=00 \mathrm{HEX}$

REFERENCE FEEDTHROUGH AT 1 kHz

$\mathrm{A}=\mathrm{REF} 1,1 \mathrm{~V} / \mathrm{div}$ (4V-p)
$\mathrm{B}=$ OUT1, $50 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
FILTER PASSBAND $=100 \mathrm{~Hz}$ to 10 kHz, DAC CODE $=00 \mathrm{HEX}$

REFERENCE FEEDTHROUGH AT 100 kHz

$\mathrm{A}=\mathrm{REF} 1,1 \mathrm{~V} / \mathrm{div}$ (4VP-p)
B = OUT1, 50 $\mu \mathrm{V} / \mathrm{div}$, UNLOADED
FILTER PASSBAND $=10 \mathrm{kHz}$ to 1 MHz, DAC CODE $=00$ HEX

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX520 |  | MAX521 |  |  |  |
| DIP/SO | SSOP | DIP | SO/SSOP |  |  |
| 1 | 1 | 1 | 1 | OUT1 | DAC1 Voltage Output |
| 2 | 2 | 2 | 2 | OUTO | DAC0 Voltage Output |
| 3 | 3 | 3 | 3 | REF1 | Reference Voltage Input for DAC1 |
| 4 | 5 | 4 | 4 | REFO | Reference Voltage Input for DAC0 |
| - | 4, 7, 14, 17 | - | 7, 9, 16, 20 | N.C. | No Connect-not internally connected |
| 6 | 8 | 5 | 5 | DGND | Digital Ground |
| 5 | 6 | 6 | 6 | AGND | Analog Ground |
| 7 | 9 | 7 | 8 | SCL | Serial Clock Input |
| 8 | 10 | 8 | 10 | SDA | Serial Data Input |
| - | - | 9 | 11 | OUT4 | DAC4 Voltage Output |
| - | - | 10 | 12 | OUT5 | DAC5 Voltage Output |
| - | - | 11 | 13 | OUT6 | DAC6 Voltage Output |
| - | - | 12 | 14 | OUT7 | DAC7 Voltage Output |
| 9 | 11 | 13 | 15 | AD0 | Address Input 0; sets IC's slave address |
| 10 | 12 | 14 | 17 | AD1 | Address Input 1; sets IC's slave address |
| 11 | 13 | - | - | AD2 | Address Input 2; sets IC's slave address |
| 12 | 15 | 15 | 18 | VDD | Power Supply, +5V |
| - | - | 16 | 19 | REF4 | Reference Voltage Input for DACs 4, 5, 6, and 7 |
| 13 | 16 | 17 | 21 | REF3 | Reference Voltage Input for DAC3 |
| 14 | 18 | 18 | 22 | REF2 | Reference Voltage Input for DAC2 |
| 15 | 19 | 19 | 23 | OUT3 | DAC3 Voltage Output |
| 16 | 20 | 20 | 24 | OUT2 | DAC2 Voltage Output |



Figure 1. 2-Wire Serial-Interface Timing Diagram

# Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs 

## Detailed Description

## Serial Interface

The MAX520/MAX521 use a simple 2-wire serial interface requiring only two I/O lines (2-wire bus) of a standard microprocessor ( $\mu \mathrm{P}$ ) port. Figure 1 shows the timing diagram for signals on the 2 -wire bus. Figure 2 shows the typical application of the MAX520/MAX521. The 2 -wire bus can have several devices (in addition to the MAX520/MAX521) attached. The two bus lines (SDA and SCL) must be high when the bus is not in use. When in use, the port bits are toggled to generate the appropriate signals for SDA and SCL. External pull-up resistors are not required on these lines. The MAX520/MAX521 can be used in applications where pull-up resistors are required (such as in ${ }^{2} \mathrm{C}$ systems) to maintain compatibility with the existing circuitry.
The MAX520/MAX521 are receive-only devices and must be controlled by a bus master device. They operate at SCL rates up to 400 kHz . A master device sends information to the devices by transmitting their address over the bus and then transmitting the desired information. Each transmission consists of a START condition, the MAX520/MAX521's programmable slave-address, one or more command-byte/output-byte pairs (or a command byte alone, if it is the last byte in the transmission), and finally, a STOP condition (Figure 3).
The address byte and pairs of command and output bytes are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low. SDA's state is sampled, and therefore must remain stable while SCL is high. The only exceptions to this are the START and STOP conditions. Data is transmitted in 8 -bit bytes. Nine clock cycles are required to transfer the data bits to the MAX520/MAX521. Set SDA low during the 9th clock cycle as the MAX520/MAX521 pull SDA low during this time. Rc (Figure 2) limits the current that flows during this time if SDA stays high for short periods of time.


Figure 2. Typical Application Circuit


Figure 3. A Complete Serial Transmission

# Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs 

## START and STOP Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 4). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

## Slave Address

 The MAX520/MAX521 each have a 7 -bit-long slave address (Figure 5). The first four bits (MSBs) of the slave address have been factory programmed and are always 0101. In addition, the MAX521 has the next bit factory programmed to 0 . The logic state of the address input pins (AD0, AD1, and AD2 of the MAX520; AD0 and AD1 of the MAX521) determine the least significant bits of the 7 -bit slave address. These input pins may be connected to $V_{D D}$ or DGND, or they may be actively driven by TTL or CMOS logic levels. There are four possible slave addresses for the MAX521, and therefore a maximum of four such devices may be on the bus at one time. The MAX520 has eight possible slave addresses. The eighth bit (LSB) in the slave address byte should be low when writing to the MAX520/MAX521.The MAX520/MAX521 monitor the bus continuously, waiting for a START condition followed by its slave address. When a device recognizes its slave address, it is ready to accept data.

## Command Byte and Output Byte

A command byte follows the slave address. Figure 6 shows the format for the command byte. A command byte is usually followed by an output byte unless it is the last byte in the transmission. If it is the last byte, all bits except PD and RST are ignored. If an output byte follows the command byte, A0-A2 of the command byte indicate the digital address of the DAC whose input data latch receives the digital output data. The data is transferred to the DAC's output latch during the STOP condition following the transmission. This allows all DACs to be updated and the new outputs to appear simultaneously (Figure 7).
Setting the PD bit high powers down the MAX520/ MAX521 following a STOP condition (Figure 8a). If a command byte with PD set high is followed by an output byte, the addressed DAC's input latch will be updated and the data will be transferred to the DAC's output latch following the STOP condition (Figure 8b). If the transmission's last command byte has PD high, the voltage outputs will not reflect the newly entered data because the DAC will enter power-down mode when


Figure 4. All communications begin with a START condition and end with a STOP condition, both generated by a bus master.


SLAVE ADDRESS BITS AD2, AD1, AND ADO CORRESPOND TO THE LOGIC STATE OF THE ADDRESS INPUT PINS AD2, AD1, AND ADO.

Figure 5. Address Byte


Figure 6. Command Byte
the STOP condition is detected. When in power-down, the MAX521's DAC outputs float, and the MAX520's unbuffered outputs look like a $16 \mathrm{k} \Omega$ resistor to AGND. In this mode, the supply current is a maximum of $20 \mu \mathrm{~A}$. A command byte with the PD bit low returns the MAX520/MAX521 to normal operation following a STOP condition, and the voltage outputs reflect the current output-latch contents (Figures 9a and 9b). Because each subsequent command byte overwrites the previous PD bit, only the last command byte of a transmission affects the power-down state.

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 7. Setting DAC Outputs


Figure 8. Entering the Power-Down State


Figure 9. Returning to Normal Operation from Power-Down

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 10. Resetting DAC Outputs

Setting the RST bit high clears all DAC input latches. The DAC outputs remain unchanged until a STOP condition is detected (Figure 10a). If a reset is issued, the following output byte is ignored. Subsequent pairs of command/output bytes overwrite the input latches (Figure 10b).
All changes made during a transmission affect the MAX520/MAX521's outputs only when the transmission ends and a STOP has been recognized. The R0, R1, and R2 bits are reserved bits that must be set to zero.

## 12C Compatibility

The MAX520/MAX521 are fully compatible with existing ${ }^{12} \mathrm{C}$ systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low during the 9th clock pulse. Figure 11 shows a typical $1^{2} \mathrm{C}$ application.

Additional START Conditions It is possible to interrupt a transmission to a MAX520/ MAX521 with a new START (repeated start) condition (perhaps addressing another device), which leaves the input latches with data that has not been transferred to the output latches (Figure 12). Only the currently addressed device will recognize a STOP condition and transfer data to its output latches. If the device is left with data in its input latches, the data can be transferred to the output latches the next time the device is addressed, as long as it receives at least one command byte and a STOP condition.


Figure 11. Typical $1^{2} C$ Application Circuit

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 12. Repeated START Conditions


Figure 13. Early STOP Conditions

## Early Stop Conditions

The addressed device recognizes a STOP condition at any point in a transmission. If the STOP occurs during a command byte, all previous uninterrupted command and output byte pairs are accepted, the interrupted command byte is ignored, and the transmission ends (Figure 13a). If the STOP occurs during an output byte, all previous uninterrupted command and output byte pairs are accepted, the final command byte's PD and RST bits are accepted, the interrupted output byte is ignored, and the transmission ends (Figure 13b).

## Analog Section <br> DAC Operation

The MAX520 contains four matched voltage-output DACs, and the MAX521 contains eight. The DACs are inverted R-2R ladder networks that convert 8 -bit digital
words into equivalent analog output voltages in proportion to the applied reference voltages. For both devices, DACO-DAC3 each have separate reference inputs, while the MAX521's DAC4-DAC7 all share a common reference input. Figure 14 shows a simplified diagram of one DAC.

Reference Inputs The MAX520/MAX521 can be used for multiplying applications. The reference accepts a $O V$ to VDD voltage, both DC and AC signals. The voltage at each REF input sets the full-scale output voltage for its respective DAC(s). The reference voltage must be positive. The DAC's input impedance is code dependent, with the lowest value occurring when the input code is 55 hex or 0101 0101, and the maximum value occurring when the input code is 00 hex. Since the REF input resistance

# Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs 



SHOWN FOR ALL is ON DAC
Figure 14. DAC Simplified Circuit Diagram
(RiN) is code dependent, it must be driven by a circuit with low output impedance (no more than RiN $\div 2000$ ) to maintain output linearity. The REF input capacitance is also code dependent, with the maximum value occurring at code FF hex (typically 30pF for the MAX520/ MAX521's REF0-REF3, and 120pF for the MAX521's REF4). The output voltage for any DAC can be represented by a digitally programmable voltage source as: VOUT $=\left(N \times V_{\text {REF }}\right) / 256$, where $N$ is the numerical value of the DAC's binary input code. Table 1 shows the unipolar code.

Table 1. Unipolar Code Table

| DAC CONTENTS | ANALOG OUTPUT |
| :---: | :---: |
| 11111111 | $+V_{R E F}\left(\frac{255}{256}\right)$ |
| 10000001 | $+V_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $+V_{\text {REF }}\left(\frac{128}{256}\right)=\frac{V_{R E F}}{2}$ |
| 01111111 | $+V_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $+V_{R E F}\left(\frac{1}{256}\right)$ |
| 00000000 | $0 V$ |

MAX520 Unbuffered DAC Outputs
The unbuffered DAC outputs (OUT0-OUT3) connect directly to the internal $16 \mathrm{k} \Omega$ R-2R network. The outputs swing from OV to VDD.
The MAX520 has no output buffer amplifiers, giving it very low supply current. The output-offset voltage is lower without the output buffer, and the output can also slew and settle faster if capacitive loading is minimized. Resistive loading should be very light for highest accuracy. Any output loading generates some gain error, increasing full-scale error. The R-2R ladder's output resistance is $16 \mathrm{k} \Omega$, so a $1 \mu \mathrm{~A}$ output current creates a 16 mV error. Linearity is not affected because the ladder output resistance does not change with DAC code. Ladder-resistance changes with temperature are also very small.
DACs are often used in trimming applications to replace hardware potentiometers. Figure 15a shows a typical application, which requires a buffered output so that a precise current can be injected into the summing node through precision resistor Rד. For this application, the MAX520A features a precise $\pm 1 \%\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, $\pm 2.5 \%$ over temperature) factory-trimmed output resistance. Because the MAX520A's output resistance is precisely trimmed, there is no need for an internal buffer or external precision resistor (Figure 15b). For applications where the output resistance value is not critical, use the MAX520B.
All DACs exhibit output glitches during code transitions. An output filter is sometimes used to reduce these glitches in sensitive applications. The MAX520 simplifies output filtering because its internal resistive ladder network serves as the "R" in an RC filter. Simply connect a small capacitor from the DAC output to ground. See the Typical Operating Characteristics for oscilloscope photos of the worst-case 1LSB step change both without and with 25 pF of capacitance on the MAX520's output.

MAX521 Output Buffer Amplifiers The MAX521 voltage outputs (OUTO-OUT7) are internally buffered precision unity-gain followers that slew up to $1 \mathrm{~V} / \mathrm{\mu s}$. The outputs can swing from OV to VDD. With a 0 V to 4 V (or 4 V to 0 V ) output transition, the amplifier outputs typically settle to $1 / 2$ LSB in $6 \mu$ s when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF . The buffer amplifiers are stable with any combination of resistive loads $\geq 2 k \Omega$ and capacitive loads $\leq 300 \mathrm{pF}$.

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 15a. Typical Trimming Circuit

## Applications Information

## Shutdown Mode

In shutdown mode, the MAX520/MAX521 reference inputs are disconnected from the R-2R ladder inputs, which saves power when the reference is not powered down. In addition, the MAX521's output buffers are disabled, greatly reducing the supply current. The MAX520's operating supply current does not change in shutdown mode. The Command Byte and Output Byte section describes how to enter and exit shutdown mode.

## Power-Supply Bypassing and Ground Management

Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to VDD and DGND as possible. The analog ground (AGND) and digital ground (DGND) pins should be connected in a "star" configuration to the highest quality ground available, which should be located as close to the MAX521 as possible.
Careful PC board layout minimizes crosstalk among DAC outputs, reference inputs, and digital inputs. Figure 16 shows the suggested PC board layout to minimize crosstalk.


Figure 15b. MAX520A Trimming Circuit


Figure 16. PC Board Layout for Minimizing Crosstalk (MAX521 bottom view, DIP package)

# Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs 

Pin Configurations (continued)

## TOP VIEW



Functional Diagrams (continued)


## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

_Ordering Information (continued)

| PART |  |  |  |
| :--- | ---: | :--- | :---: |
|  | TEMP. RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| MAX520ACAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | 1 |
| MAX520BCAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | 1 |
| MAX520AC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $^{*}$ | 1 |
| MAX520BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $^{*}$ | 1 |
| MAX520AEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | 1 |
| MAX520BEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | 1 |
| MAX520AEWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | 1 |
| MAX520BEWE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | 1 |
| MAX520AEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | 1 |
| MAX520BEAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | 1 |
| MAX520AMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP | 1 |
| MAX520BMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP | 1 |
| MAX521ACPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | 1 |
| MAX521BCPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP | 2 |
| MAX521ACWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | 1 |
| MAX521BCWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | 2 |
| MAX521ACAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | 1 |
| MAX521BCAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 SSOP | 2 |
| MAX521BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $*$ | 2 |
| MAX521AEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | 1 |
| MAX521BEPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP | 2 |
| MAX521AEWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | 1 |
| MAX521BEWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO | 2 |
| MAX521AEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | 1 |
| MAX521BEAG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 SSOP | 2 |
| MAX521BMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP | 2 |
|  |  |  |  |

* Dice are specified at $T_{A}=+25^{\circ} \mathrm{C}, D C$ parameters only.
$\dagger$ MAX520 "A" grade parts include a 1\%-accurate, factory-trimmed output resistance.


MAX521


TRANSISTOR COUNT: 4518
SUBSTRATE CONNECTED TO VDD

## Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs

Package Information


## Quad／Octal，2－Wire Serial 8－Bit DACs with Rail－to－Rail Outputs


$\qquad$ Maxim Integrated Products， 120 San Gabriel Drive，Sunnyvale，CA 94086 （408）737－7600

